- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82845 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號： | RG82845 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 15/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82845 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
111
R
4.3.
System Management Mode (SMM) Memory Range
The MCH-M supports the use of main memory as System Management RAM (SMRAM) enabling the
use of System Management Mode. The MCH-M supports three SMRAM options: Compatible SMRAM
(C_SMRAM), High Segment (HSEG), and Top of Memory Segment (TSEG). System Management
RAM (SMRAM) space provides a memory area that is available for the SMI handler’s and code and data
storage. This memory resource is normally hidden from the system OS so that the processor has
immediate access to this memory space upon entry to SMM. MCH-M provides three SMRAM options:
Below 1 MByte option that supports compatible SMI handlers.
Above 1 MByte option that allows new SMI handlers to execute with write-back cacheable
SMRAM.
Optional larger write-back cacheable T_SEG area from 128 KB to 1MB in size above 1 MByte that
is reserved from the highest area in system DRAM memory. The above 1 MByte solutions require
changes to compatible SMRAM handlers’ code to properly execute above 1 MByte.
Note: Masters from the hub interface and AGP are not allowed to access the SMM space.
4.3.1.
SMM Space Definition
The addressed SMM space and the DRAM SMM space define SMM space. The addressed SMM space
is defined as the range of bus addresses used by the processor to access SMM space. DRAM SMM space
is defined as the range of physical DRAM memory locations containing the SMM code. SMM space can
be accessed at one of three transaction address ranges: Compatible, High and TSEG. The Compatible
and TSEG SMM space is not remapped and therefore the addressed and DRAM SMM space is the same
address range. Since the High SMM space is remapped the addressed and DRAM SMM space is a
different address range. Note that the High DRAM space is the same as the Compatible Transaction
Address space. Therefore the table below describes three unique address ranges:
Compatible Transaction Address (Adr C)
High Transaction Address (Adr H)
TSEG Transaction Address (Adr T)
These abbreviations are used later in the table describing SMM Space Transaction Handling.
Table 26. SMM Space
SMM Space Enabled
Transaction Address Space (Adr)
DRAM Space (DRAM)
Compatible
A0000h to BFFFFh
High (H)
0FEDA0000h to 0FEDBFFFFh
A0000h to BFFFFh
TSEG (T)
(TOM-TSEG_SZ) to TOM
Note: High SMM: Note that this is different than in previous chipsets. In previous chipsets the High segment
was the 384-KB region from A0000h to FFFFFh. However, C0000h to FFFFFh was not practically
useful so it is deleted in MCH-M.
TSEG SMM: Note that this is different than in previous chip sets. In previous chip sets the TSEG
address space was offset by 256 MB to allow for simpler decoding and the TSEG was remapped to just
under the TOM. In the MCH-M 256 MB do not offset the TSEG region and it is not remapped.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82845MP | Controller Miscellaneous - Datasheet Reference |
| RG82845MZ | Controller Miscellaneous - Datasheet Reference |
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845 S L5V7 | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L5YQ | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L63W | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 SL5V7 | 制造商:Intel 功能描述: |
| RG82845E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。