- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82845 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號： | RG82845 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項-數(shù)據(jù)表參考 |
| 文件頁數(shù)： | 73/157頁 |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82845 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
22
Datasheet
250687-002
R
Signal Name
Type
Description
HD[63:0]#
I/O
AGTL+ 4x
Host Data: These signals are connected to the system data bus. HD[63:0]# are
transferred at 4x rate. Note that the data signals are inverted on the system bus.
HDSTBP[3:0]#
HDSTBN[3:0]#
I/O
AGTL+ 4x
Differential Host Data Strobes: The differential source synchronous strobes used
to transfer HD[63:0]# and DBI[3:0]# at the 4x transfer rate.
Strobe
Data Bits
HDSTBP3#, HDSTBN3#
HD[63:48]#, DBI3#
HDSTBP2#, HDSTBN2#
HD[47:32]#, DBI2#
HDSTBP1#, HDSTBN1#
HD[31:16]#, DBI1#
HDSTBP0#, HDSTBN0#
HD[15:0]#, DBI0#
HIT#
I/O
AGTL+
Hit: Indicates that a caching agent holds an unmodified version of the requested
line. Also, driven in conjunction with HITM# by the target to extend the snoop
window.
HITM#
I/O
AGTL+
Hit Modified: Indicates that a caching agent holds a modified version of the
requested line and that this agent assumes responsibility for providing the line.
Also, driven in conjunction with HIT# to extend the snoop window.
HLOCK#
I
AGTL+
Host Lock: All system bus cycles sampled with the assertion of HLOCK# and
ADS#, until the negation of HLOCK# must be atomic, i.e. no hub interface or
AGP snoopable access to DRAM are allowed when HLOCK# is asserted by the
processor.
HREQ[4:0]#
I/O
AGTL+ 2x
Host Request Command: Defines the attributes of the request. In Enhanced
Mode HREQ[4:0]# are transferred at 2x rate. Asserted by the requesting agent
during both halves of Request Phase. In the first half the signals define the
transaction type to a level of detail that is sufficient to begin a snoop request. In the
second half the signals carry additional information to define the complete
transaction type.
The transactions supported by the MCH-M Host Bridge are defined in the Host
Interface section of this document.
HTRDY#
O
AGTL+
Host Target Ready: Indicates that the target of the processor transaction is able
to enter the data transfer phase.
RS[2:0]#
O
AGTL+
Response Status: Indicates type of response according to the following the table:
RS[2:0]
Response type
000
Idle state
001
Retry response
010
Deferred response
011
Reserved (not driven by MCH-M)
100
Hard Failure (not driven by MCH-M)
101
No data response
110
Implicit Write back
111
Normal data response
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82845MP | Controller Miscellaneous - Datasheet Reference |
| RG82845MZ | Controller Miscellaneous - Datasheet Reference |
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845 S L5V7 | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L5YQ | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L63W | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 SL5V7 | 制造商:Intel 功能描述: |
| RG82845E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。