參數(shù)資料
型號(hào): RG82845
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁(yè)數(shù): 66/157頁(yè)
文件大?。?/td> 1407K
代理商: RG82845
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)當(dāng)前第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
16
Datasheet
250687-002
R
addresses lie within the AGP aperture are translated using the AGP address translation table, regardless
of the originating interface.
1.2.1.
System Bus Error Checking
The Intel 845MP/845MZ Chipset MCH-M does not generate nor check parity for Data, Address/Request,
and Response signals on the processor bus.
1.3.
System Memory Interface
The Intel 845MP/845MZ Chipset memory controller directly supports one channel of PC1600 or
PC2100 (845MZ PC1600 only) SO-DIMM DDR memory. The Intel 845MP/845MZ Chipset memory
interface supports DDR devices with densities of 64-Mb, 128-Mb, 256-Mb, and 512-Mb technology.
The maximum memory support is two, double-sided SO-DIMMs (four rows populated). The Intel
845MP/845MZ Chipset memory interface also supports variable page sizes of 2 KB, 4 KB, 8 KB, and 16
KB. Page size is individually selected for every row and a maximum of 16 pages may be opened
simultaneously.
Table 1. DDR Memory Capacity
Technology
845MP/845MZ Maximum
64 Mb
128 MB/128 MB
128 Mb
256 MB/256 MB
256 Mb
512 MB/512 MB
512 Mb
1 GB/ 512 MB
The memory interface provides optional ECC error checking for DRAM data integrity. During DRAM
writes, ECC is generated on a QWORD (64 bit) basis. Because the Intel 845MP/845MZ Chipset MCH-
M stores only entire cache lines in its internal buffers, partial QWORD writes initially cause a read of the
underlying data, and their write-back into memory is no different from that of a complete cache line.
During DRAM reads and the read of the data that underlies partial writes, the MCH-M supports
detection of single-bit and multiple-bit errors, and will correct single bit errors when correction is
enabled.
相關(guān)PDF資料
PDF描述
RG82845MP Controller Miscellaneous - Datasheet Reference
RG82845MZ Controller Miscellaneous - Datasheet Reference
RG82870P2 Controller Miscellaneous - Datasheet Reference
RH5RE36AA-T1-FA 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
RH5RE56AA-T1-FA 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
RG82845 S L5V7 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR
RG82845 S L5YQ 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR
RG82845 S L63W 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR
RG82845 SL5V7 制造商:Intel 功能描述:
RG82845E 制造商:Rochester Electronics LLC 功能描述:- Bulk