- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225036 > RG82845 Controller Miscellaneous - Datasheet Reference PDF資料下載
參數(shù)資料
| 型號(hào)： | RG82845 |
| 英文描述： | Controller Miscellaneous - Datasheet Reference |
| 中文描述： | 控制器雜項(xiàng)-數(shù)據(jù)表參考 |
| 文件頁(yè)數(shù)： | 23/157頁(yè) |
| 文件大?。?/td> | 1407K |
| 代理商： | RG82845 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
Intel
82845MP/82845MZ Chipset-Mobile (MCH-M)
250687-002
Datasheet
119
R
MCH-M Host Bridge
AGP
Command
C/BE[3:0]#
Encoding
Cycle Destination
Response as PCIx Target
Reserved
1111
N/A
No Response
NOTE:
N/A refers to a function that is not applicable.
As a target of an AGP cycle, the MCH-M supports all memory read and write transactions targeted at
main memory (summarized in the table above). The MCH-M supports both normal and high priority read
and write requests. The MCH-M does not support AGP cycles to the hub interface. PIPE# and SBA
cycles do not require coherency management and all AGP initiator accesses to main memory using AGP
PIPE# or SBA protocol are treated as non-snoopable cycles. These accesses are directed to the AGP
aperture in main memory that should be programmed as either uncacheable (UC) memory or write
combining (WC) in the processor’s MTRRs.
5.3.2.
AGP Transaction Ordering
The MCH-M observes transaction ordering rules as defined by the AGP Interface Specification Rev 2.0.
5.3.3.
AGP Signal Levels
The 1x/2x/4x data transfers use 1.5-V signaling levels as described in the AGP 2.0 specification.
5.3.4.
4x AGP Protocol
In addition to the 1x and 2x AGP protocol, the MCH-M supports 4x AGP read and write data transfers
and 4x sideband address. The 4x operation is compliant with the AGP 2.0 specification.
The MCH-M indicates that it supports 4x data transfers through RATE[2] (bit 2) of the AGP Status
Register. When DATA_RATE[2] of the AGP Command Register is set to 1 during system initialization,
the MCH-M performs AGP read/write data transactions using 4x protocol. This bit is not dynamic. Once
this bit is set during initialization, the data transfer rate may not be changed.
The 4x data rate transfer provides 1.06 GB/s transfer rates. The control signal protocol for the 4x data
transfer protocol is identical to 1x/2x protocol. In 4x mode 16 bytes of data are transferred on every 66-
MHz clock edge. The minimum throttleable block size remains four 66-MHz clocks, which means 64
bytes of data are transferred per block. Three additional signal pins are required to implement the 4x data
transfer protocol. These signal pins are complementary data transfer strobes for the AD bus (2) and the
SBA bus (1).
5.3.5.
Fast Writes
MCH-M supports 2x and 4x Fast Writes from the MCH-M to the graphics controller on AGP. Fast Write
operation is compliant with the AGP 2.0 specification.
The MCH-M will not generate Fast Back to Back (FB2B) cycles in 1x mode, but will generate FB2B
cycles in 2x and 4x Fast Write modes.
To use the Fast Write protocol, the Fast Write Enable configuration bit, AGPCMD[FWEN] (bit 4 of the
AGP Command Register), must be set to 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RG82845MP | Controller Miscellaneous - Datasheet Reference |
| RG82845MZ | Controller Miscellaneous - Datasheet Reference |
| RG82870P2 | Controller Miscellaneous - Datasheet Reference |
| RH5RE36AA-T1-FA | 3.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
| RH5RE56AA-T1-FA | 5.6 V FIXED POSITIVE LDO REGULATOR, 0.7 V DROPOUT, PSSO3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RG82845 S L5V7 | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L5YQ | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 S L63W | 制造商:Intel 功能描述:MEMORY CONTROLLER HUB (MCH) FOR SDR |
| RG82845 SL5V7 | 制造商:Intel 功能描述: |
| RG82845E | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。