- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368040 > PLB2224 24+2G Switch On a Chip with Embedded Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | PLB2224 |
| 英文描述： | 24+2G Switch On a Chip with Embedded Memory |
| 中文描述： | 24第二代開關(guān)與嵌入式內(nèi)存芯片 |
| 文件頁數(shù)： | 29/219頁 |
| 文件大小： | 2975K |
| 代理商： | PLB2224 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
GREEN
PLB 2224
Functional Description
Data Sheet
29
2002-06-03
3.1
Introduction
Figure 10
shows the functional block diagram of PLB 2224. Each of the 24 Serial Media
Independent Interface ports consists of a configurable MAC core, which supports back
pressure, MII management, programmable backoff & full duplex. Each port has 256-byte
RX & 224 byte TX FIFOs & 802.3x flow control.
Two 10/100/1000 interfaces consists ofa configurable GMAC core. The Fast Ethernet
interface with the MAC’s are via SMII ports only. The 10/100/1000 Gigabit port can
interface to external transceivers via the Gigabit Media Independent Interface (GMII) or
Ten Bit Interface (TBI). The Gigabit interfaces include a Physical Coding Sublayer (PCS)
block, which can be used when interfacing to fiber via TBI. The PCS block can be
bypassed when the GMII is used with copper transceivers.
The Address Resolution Logic & Queue manager support both 802.1p & 802.1Q for
traffic class prioritization of multimedia or real time applications & also for increased
security, simplified moves/changes & fault localization. Support for Port based & TAG
based VLAN is provided. PLB 2224 can support up to 1022 Tag/port based VLAN,
making it ideal for emerging MDU/MTU market.
PLB 2224 supports Two levels of priority per output port. This allows for time sensitive
data to have access to the network with minimal latency. The Packet & Queue manager
implements a Hardware based Flow control. The Watermarks for the Flow control can
be programmed via external CPU. The onchip embedded DRAM is used entirely for
Packet buffering.
The Packet buffer is organized as buckets of 1536 bytes. The packet manager controls
the utilization & allocation of the packet buffer in a dynamic fashion.
The packet buffer is physically implemented with 2 banks of 256-bit wide DRAM, running
at 100 MHz, giving a raw memory bandwidth of up to 16 Gigabit per second.
The IEEE 802.1Q Port & VLAN based tagging is done via the Address Resolution Logic
& the TX blocks. They can handle up to 1024 VLANs for broadcast traffic isolation
purposes (including the membership corresponding to entries of "0" & "1023").
For Network management purposes RMON groups 1,2,3 & 9 are fully supported using
32-bit wide counters. Additional debugging features are offered by Port Mirroring
support. Port Based Traffic can be copied to any designate Port or CPU.
IP multicast is supported via Software for sending Data streams to multiple nodes. The
INTERNET GROUP MANAGEMENT PROTOCOL (IGMP) is supported to further
reduce the IP multicast streams, by forwarding packets to only those nodes which are
requesting them.
Spanning Tree software is supported for eliminating redundant links as well as loops in
the network. IP BOOTP & DHCP software is supported for automatic assignment of IP
addresses in intelligent system configuration
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PLBYTEBLASTERCABLE | 60MHz, Rail-to-Rail Output, 1.9nV/rtHz, 1.2mA Op Amp Family; Package: SO; No of Pins: 8; Temperature Range: -40°C to +85°C |
| PLC01-6 | 60MHz, Rail-to-Rail Output, 1.9nV/rtHz, 1.2mA Op Amp Family; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
| PLC03-6 | 500mA, 200MHz xDSL Line Driver in 16-Lead SSOP Package; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C |
| LCO3-6 | Direct ProTek Replacement:PLC03-6 |
| PLC16V8H35N | Dual 500mA, Differential xDSL Line Driver in 28-Lead TSSOP Package; Package: TSSOP; No of Pins: 28; Temperature Range: 0°C to +70°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PLB2224EV1.3 | 制造商:Rochester Electronics LLC 功能描述: |
| PLB24 | 制造商:Pentair Technical Products / Hoffman 功能描述:Lifting Bars (2) , 2400mm wide, Steel |
| P-LB24 | 制造商:Pentair Technical Products / Hoffman 功能描述:Lifting Bars (2) |
| PLB2800 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Configurable Ethernet Switch-on-a-Chip |
| PLB2S-C | 功能描述:電纜束帶 Double Loop Tie 7.6"L (193mm) Std RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長度:19 mm 寬度:19 mm 抗拉強(qiáng)度: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。