參數(shù)資料
型號(hào)： PLB2224
英文描述： 24+2G Switch On a Chip with Embedded Memory
中文描述： 24第二代開(kāi)關(guān)與嵌入式內(nèi)存芯片
文件頁(yè)數(shù)： 106/219頁(yè)
文件大?。?/td> 2975K
代理商： PLB2224
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)
GREEN
PLB 2224
Interface Description
Data Sheet
106
2002-06-03
6.2
CPU and EEPROM Interface
6.2.1
CPU Interface
The PLB 2224 has three options for connecting a CPU subsystem:
PCI bus - a 32-bit PCI bus (v2.1 compliant) operating at up to 33 MHz,
Generic Processor bus - a 32-bit data bus operating at up to 33 MHz. CPUs with
multiplexed address/data as well as de-multiplexed address/data are supported,
2-wire serial bus - for connecting an I
2
C compatible master mode processor. The bus
can operate at up to 3.3 MHz.
The use of the CPU port is optional and is typically required for managed systems or
systems with uplink (ATM, FDDI, and DSL) capability. Only one of the three interfaces
can be used in the system at one time.
The CPU port can be used to access internal configuration, RMON registers and
memory. In addition monitored port traffic, unknown packets and other special packets
(uplink) can be directed to this CPU port for further processing.
6.2.2
An I
2
C compatible EEPROM is required for configuring the PLB 2224 when a CPU is not
present in the system. The PLB 2224 interfaces with the EEPROM using the 2-wire
serial bus operating in master mode.
The key features of these three buses are described in the following paragraphs.
I
2
C Interface
6.2.2.1
The PCI Local Bus Interface
The PCI Local Bus is a high performance 32-bit fully synchronous bus with multiplexed
address and data lines. The bus is intended for use as an interconnect mechanism
between highly integrated peripheral components, peripheral add-in boards, and
processor/memory systems. Some of the performance features include:
High-bus bandwidth, 132 Mbytes/s burst memory transfer on a 33 MHz bus,
PCI bus bridges give add-on PCI bus masters a high bandwidth path to main memory,
Cache and exclusive access support,
Typical PCI Applications
Typical PCI applications are add-on boards that require high-speed memory access,
including LAN adapters, graphic adapters, hard drive controllers and SCSI cards. Using
the PCI bus allows system designers to implement system critical components on a high
bandwidth bus using low cost components so enhancing system price and performance.
There are three main types of devices that operate on the PCI bus:
相關(guān)PDF資料
PDF描述
PLBYTEBLASTERCABLE 60MHz, Rail-to-Rail Output, 1.9nV/rtHz, 1.2mA Op Amp Family; Package: SO; No of Pins: 8; Temperature Range: -40°C to +85°C
PLC01-6 60MHz, Rail-to-Rail Output, 1.9nV/rtHz, 1.2mA Op Amp Family; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C
PLC03-6 500mA, 200MHz xDSL Line Driver in 16-Lead SSOP Package; Package: SSOP; No of Pins: 16; Temperature Range: -40°C to +85°C
LCO3-6 Direct ProTek Replacement:PLC03-6
PLC16V8H35N Dual 500mA, Differential xDSL Line Driver in 28-Lead TSSOP Package; Package: TSSOP; No of Pins: 28; Temperature Range: 0°C to +70°C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PLB2224EV1.3 制造商:Rochester Electronics LLC 功能描述:
PLB24 制造商:Pentair Technical Products / Hoffman 功能描述:Lifting Bars (2) , 2400mm wide, Steel
P-LB24 制造商:Pentair Technical Products / Hoffman 功能描述:Lifting Bars (2)
PLB2800 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Configurable Ethernet Switch-on-a-Chip
PLB2S-C 功能描述:電纜束帶 Double Loop Tie 7.6"L (193mm) Std RoHS:否 制造商:Phoenix Contact 產(chǎn)品:Cable Tie Mounts 類(lèi)型:Adhesive 顏色:Black 材料:Acrylonitrile Butadiene Styrene (ABS) 長(zhǎng)度:19 mm 寬度:19 mm 抗拉強(qiáng)度:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*