
QuadFALC
TM
PEF 22554 E
Operational Description
Data Sheet
678
Rev. 1.2, 2006-01-26
The activity level of port XMFS can be selected to be active high or active low by programming PC5.CXMFS. This
bit must not be set, if XMFS is not enabled as an input. XMFS input selection is done by programming one of the
twoTransmit Multifunction Ports, using registers PC1.XPC1(3:0) or PC2.XPC2(3:0), to 0001
B.
Note: For every channel XMFS must not be used together with SYPX on different Multifunction Ports.
11.4
Device Configuration in E1 Mode
E1 Configuration
For a correct start up of the primary access interface a set of parameters specific to the system and hardware
environment must be programmed after reset goes inactive. Both the basic and the operational parameters must
be programmed before the activation procedure of the PCM line starts. Such procedures are specified in ITU-T
and ETSI recommendations (e.g. fault conditions and consequent actions). Setting optional parameters primarily
makes sense when basic operation via the PCM line is guaranteed. Table 169 gives an overview of the most
important parameters in terms of signals and control bits which are to be programmed in one of the above steps.
The sequence is recommended but not mandatory. Accordingly, parameters for the basic and operational set up,
for example, can be programmed simultaneously. The bit FMR1.PMOD should always be kept low (otherwise
T1/J1 mode is selected).
PC(3:1)
00
H, F0H
00
H, 00H
Functions of ports RP(A to D) are SYPR input, function of port RPC is RCLK
output (but is only pulled up, because PC5.CRP = 0 after reset), functions of
ports XP(A to B) areSYPX output. Note that register PC4 is not valid in
general for selection of the multi function ports.
PC5
PC6
00
H
00
H
SCLKR, SCLKX, RCLK configured to inputs,
XMFS active low
MODE
MODE2
MODE3
00
H
00
H
00
H
Signaling controller is disabled and attached to the line side
RAH(2:1)
RAL(2:1)
FD
H, FFH,
FF
H, FFH
Compare register for receive address cleared
GCM(6:1)
GCM2 = 10
H,
others 00
H
“Flexible master clocking mode” selected
RTR(4:1)
TTR(4:1)
TSS2
TSS3
All 00
H
All 00
H
00
H
00
H
No time slots selected
FMR4
00
H
Minimum number of frames for RA and RDI condition, E1 only
SIC4
00
H
No further clock edge selection for SYPR and SYPX is possible
CMR(6:4)
00
H
Recovered line clock drives RCLK
GPC2
00
H
Source for SEC and RCLK1 is channel 1 (only valid for GPC6.COMP_DIS
= 1
B)
TXP(16:1)
TXP(1:8) = 38
H
TXP(9:16) = 00
H
This registers are not used after reset because XPM2.XPDIS = 0
B
GPC(4:3)
43
H, 21H
Source for RCLK1 up to RCLK4 are the appropriate channels (only valid for
GPC6.COMP_DIS = 1
B)
INBLDTR
00
H
Minimum In-band loop detection time
ALS
00
H
No automatic loop switching is performed
PRBSTS(4:1)
All 00
H
No time slots are selected for PRBS pattern
Table 168
Initial Values after Reset (cont’d)
Register
Reset Value
Meaning