
QuadFALC
TM
PEF 22554 E
Pin Descriptions
Data Sheet
58
Rev. 1.2, 2006-01-26
J11
BHE
I
PU
Bus High Enable
Intel bus mode.
If 16-bit bus interface mode is enabled, this signal indicates
a data transfer on the upper byte of the data bus D(15:8). In
8-bit bus interface mode this signal has no function and
should be tied to VDD or left open.
BLE
IPU
Bus Low Enable
Motorola bus mode.
If 16-bit bus interface mode is enabled, this signal indicates
a data transfer on the lower byte of the data bus D(7:0). In 8-
bit bus interface mode this signal has no function and should
be tied to VDD or left open.
J12
CS
IPU
Chip Select
Low active chip select.
M4
INT
O
–
Interrupt Request
INT serves as general interrupt request for all interrupt
sources. These interrupt sources can be masked via
registers IMR(7:0). Interrupt status is reported via registers
GIS (Global Interrupt Status) and ISR(7:0).
Output characteristics (push-pull active low/high, open drain)
are determined by programming register IPC.
G12
READY
O–
Data Ready
Only if activated by READY_EN = 1
B and if Intel bus mode is
selected.
Asynchronous handshake signal to indicate successful read
or write cycle.
DTACK
O-
Data Acknowledge
Only if activated by READY_EN = 1
B and if motorola bus
mode is selcted.
Asynchronous handshake signal to indicate successful read
or write cycle.
H12
READY_EN
I
PD
Ready Enable
Activates the functionality of READY/ DTACK.
0
B: READY/ DTACK is not activated (tristate).
1
B: READY/ DTACK is an active output
Separate Analog Switches
B14
RLAS21
IO
(analog)
–
Analog Switch Connector port 1
Can be connected to VSSX if analog switch is not used (HW
compatibel to QuadFALC
v2.1)
B1
RLAS22
IO
(analog)
–
Analog Switch Connector port 2
Can be connected to VSSX if analog switch is not used (HW
compatibel to QuadFALC
v2.1)
N1
RLAS23
IO
(analog)
–
Analog Switch Connector port 3
Can be connected to VSSX if analog switch is not used (HW
compatibel to QuadFALC
v2.1)
N14
RLAS24
IO
(analog)
–
Analog Switch Connector port 4
Can be connected to VSSX if analog switch is not used (HW
compatibel to QuadFALC
v2.1)
Table 2
I/O Signals for P/PG-LBGA-160-1 (cont’d)
Ball No. Name
Pin Type
Buffer
Type
Function