
Data Sheet
375
Rev. 1.2, 2006-01-26
QuadFALCTM
PEF 22554 E
E1 Registers
Receive Spare Bits/Additional Status
RSP_E
Offset
Reset Value
Receive Spare Bits/Additional Status
xx4FH
xxH
Field
Bits
Type
Description
SI1
7
r
Submultiframe Error Indication 1, 2
Not valid if doubleframe format is enabled. In this case, both bits are
set.When using CRC-multiframe format these bits are set to the following
values.
Both flags are updated with the beginning of every received CRC
multiframe.If automatic transmission of submultiframe status is enabled
by setting bit XSP.AXS, above status information is inserted
automatically in Si-bit position of every outgoing CRC multiframe (under
the condition that time slot 0 transparent modes are both disabled): SI1
→ Si -bit of frame 13, SI2 → Si -bit of frame 15.
0B
If multiframe alignment has been lost, or if the last multiframe has
been received with CRC error(s). SI1 flags a CRC error in last
submultiframe 1, SI2 flags a CRC error in last submultiframe 2.
1B
If at multiframe synchronous state last assigned submultiframe has
been received without a CRC error.
SI2
6
LLBDD
4
r
Line Loop-Back Deactivation Signal Detected
This bit is set in case of the LLB deactivate signal is detected and then
received over a period of more than 25 ms with a bit error rate less than
10-2. The bit remains set as long as the bit error rate does not exceed 10-2.
If framing is aligned, the time slot 0 is not taken into account for the error
rate calculation.Any change of this bit causes an LLBSC interrupt.
LLBAD
3
r
Line Loop-Back Activation Signal Detected
Depending on bit LCR1.EPRM the source of this status bit changed.
LCR1.EPRM = 0B: This bit is set in case of the LLB activate signal is
detected and then received over a period of more than 25 ms with a
bit error rate less than 10-2. The bit remains set as long as the bit error
rate does not exceed 10-2. If framing is aligned, the time slot 0 is not
taken into account for the error rate calculation. Any change of this bit
causes an LLBSC interrupt.
LCR1.EPRM = 1B: The current status of the PRBS synchronizer is
indicated in this bit. It is set high if the synchronous state is reached
even in the presence of a bit error rate of 10-1. A data stream
containing all zeros or all ones with/without framing bits is also a valid
pseudo-random binary sequence.