
QuadFALCTM
PEF 22554 E
E1 Registers
Data Sheet
304
Rev. 1.2, 2006-01-26
Port Configuration 1
PC1_E
Offset
Reset Value
Port Configuration 1
xx80H
00H
Field
Bits
Type
Description
RPC1
7:4
rw
Receive multifunction Port Configuration
See Chapter 3.8. The multifunction ports RP(A to D) are bidirectional.
After Reset the ports RPA, RPB and RPD are configured as SYPR., the
port RPC is configured as RCLK output. With the selection of the pin
function the In/Output configuration is also achieved. The input function
SYPR may only be selected once, it must not be selected twice or more.
Register PC1 configures port RPA, while PC2 port RPB, PC3 port RPC
and PC4 port RPD.
XPC1
3:0
rw
Transmit multifunction Port Configuration
The multifunction ports XP(A to D) are bidirectional. After Reset these
ports are configured as inputs. With the selection of the pin function the
In/Output configuration is also achieved. Each of the four different input
functions (SYPX, XMFS, XSIG, TCLK, XLT and XLT) may only be
selected once. No input function must be selected twice or more. SYPX
and XMFS should not be selected in parallel. Register PC1 configures the
port XPA, while PC2 port XPB, PC3 port XPC and PC4 port XPD.
Table 87
RPC1 Constant Values
Name and Description
Value
SYPR Synchronous Pulse Receive (Input, low active)
Together with register RC(1:0) SYPR defines the frame begin on the receive system
interface. Because of the offset programming the SYPR and the RFM pin function cannot be
selected in parallel.
0000B
RFM: Receive Frame Marker (Output)
CMR2.IRSP = 0B: The receive frame marker is active high for one 2.048 MHz period during
any bit position of the current frame. Programming of the bit position is done by using
registers RC(1:0). The internal time slot assigner is disabled. The RFM offset calculation
formula has to be used. CMR2.IRSP = 1B: Internally generated frame synchronization pulse
sourced by the DCO-R circuitry. The pulse is active low for one 2.048 MHz period.
0001B