- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363665 > NS32FV16-25 (NATIONAL SEMICONDUCTOR CORP) Advanced Imaging/Communication Signal Processors PDF資料下載
參數(shù)資料
| 型號： | NS32FV16-25 |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Advanced Imaging/Communication Signal Processors |
| 中文描述： | 16-BIT, 50 MHz, MIXED DSP, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 62/102頁 |
| 文件大?。?/td> | 1053K |
| 代理商： | NS32FV16-25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當(dāng)前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
3.0 Functional Description
(Continued)
At this time the signals TSO (Timing State Output), DBE
(Data Buffer Enable) and either RD (Read Strobe) or WR
(Write Strobe) will also be activated.
The T3 state provides for access time requirements, and it
occurs at least once in a bus cycle. At the end of T2, on the
rising edge of CTTL, the CWAIT signal is sampled to deter-
mine whether the bus cycle will be extended. See Section
3.5.5.3.
If the CPU is performing a read cycle, the data bus (AD0–
AD15) is sampled at the beginning of T4 on the rising edge
of CTTL. Data must, however, be held a little longer to meet
the data hold time requirements. The RD signal is guaran-
teed not to go inactive before this time, so its rising edge
can be safely used to disable the device providing the input
data.
The T4 state finishes the bus cycle. At the beginning of T4,
the RD or WR, and TSO signals go inactive, and on the
falling edge of CTTL, DBE goes inactive, having provided for
necessary data hold times. Data during Write cycles re-
mains valid from the CPU throughout T4. Note that the Bus
Status lines (ST0–ST3) change at the beginning of T4, an-
ticipating the following bus cycle (if any).
3.5.5.3 Cycle Extension
To allow sufficient access time for any speed of memory or
peripheral device, the NS32FX164 provides for extension of
a bus cycle. Any type of bus cycle except a Slave Processor
cycle and a special bus cycle can be extended.
InFigures 3-21 and3-22, note that during T3 all bus control
signals from the CPU are flat. Therefore, a bus cycle can be
cleanly extended by causing the T3 state to be repeated.
This is the purpose of the CWAIT input signal.
At the end of state T2, on the rising edge of CTTL, CWAIT is
sampled.
CWAIT causes wait states to be inserted continuously as
long as it is sampled active. It is normally used when the
number of wait states to be inserted in the CPU bus cycle is
not known in advance.
The following sequence shows the CPU response to the
WAIT1–2 and CWAIT inputs.
1. Start bus cycle.
2. Sample CWAIT at the end of state T2.
3. If CWAIT is not active, then go to step 6.
4. Insert one wait state.
5. Sample CWAIT again, then go to step 3.
6. Complete bus cycle.
Figure 3-23 shows a bus cycle extended by three wait
states due to CWAIT.
62
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NS32FX164-25 | Advanced Imaging/Communication Signal Processors(高級圖象/通訊信號處理器) |
| NS32FX161-15 | Advanced Imaging/Communication Signal Processors(高級圖象/通訊信號處理器) |
| NS32FX161-20 | Advanced Imaging/Communication Signal Processors(高級圖象/通訊信號處理器) |
| NS32FX164V-15 | Advanced Imaging/Communication Signal Processors |
| NS32FX164V-20 | Advanced Imaging/Communication Signal Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NS32FX100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| NS32FX100-15 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:System Controller |
| NS32FX100VF | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:System Controller |
| NS32FX16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| NS32FX161 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。