- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363665 > NS32829 (National Semiconductor Corporation) 1 Megabit High Speed Dynamic RAM Controller/Drivers PDF資料下載
參數(shù)資料
| 型號： | NS32829 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 1 Megabit High Speed Dynamic RAM Controller/Drivers |
| 中文描述： | 1兆位動態(tài)隨機(jī)存儲器的高速控制器/驅(qū)動器 |
| 文件頁數(shù)： | 19/26頁 |
| 文件大小： | 481K |
| 代理商： | NS32829 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
Switching Characteristics
All A. C. parameters are specified with the equivalent load
capacitances, including traces, of 88 DRAMs organized as 4
banks of 22 DRAMs each. Maximums are based on worst-
case conditions including all outputs switching simulta-
neously. This, in many cases, results in the AC valves
shown in the DP84XX DRAM controller data sheet being
much looser than true worst case maximum AC delays. The
system designer should estimate the DP8429 load in his/
her application, and modify the appropriate A. C. parame-
ters using the graph inFigure 10. Two example calculations
are provided below.
TL/F/8649–28
FIGURE 10. Change in Propagation Delay
relative to ‘‘true’’ (application) load minus
AC specified data sheet load
Examples
1)
A mode 4 user driving 2 banks of DRAM has the follow-
ing loading conditions:
CAS
- 300 pF
Q0–Q9 - 250 pF
RAS
- 150 pF
A.C. parameters should be adjusted in accordance withFig-
ure 10 and the specifications given for the 88 DRAM load as
follows:
max t
RPDL
e
20 ns
b
0 ns
e
20 ns (since RAS load-
ing is the same as that which is spec’ed)
max t
CPDL
e
32 ns
b
7 ns
e
25 ns
max t
CCAS
e
46 ns
b
7 ns
e
39 ns
max t
RCC
e
41 ns
b
6 ns
e
35 ns
min t
RHA
is not significantly effected since it does not
involve an output transition
Other parameters are adjusted in a similar manner.
2)
A mode 5 user driving one bank of DRAM has the
following loading conditions:
CAS - 120 pF
Q0–Q9 - 100 pF
RAS - 120 pF
A. C. parameters should be adjusted as follows:
with RAHS
e
‘‘1’’,
max t
RICL
e
70 ns
b
11 ns
e
59 ns
max t
RCDL
e
55 ns
a
1 ns
b
11 ns
e
45 ns
(the
a
1 ns is due to lighter RAS loading; the
b
11 ns
is due to lighter CAS loading)
min t
RAH
e
15 ns
a
1 ns
e
16 ns
The additional 1 ns is due to the fact that the RAS line
is driving less (switching faster) than the load to which
the 15 ns spec applies. The row address will remain
valid for about the same time irregardless of address
loading since it is considered to be not valid at the
beginning of its transition.
TL/F/8649–29
FIGURE 11. Output Load Circuit
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NS32FX16-15 | FILM/M CAPACITANCE=0.001 VOLT=630 |
| NS32FX16-20 | Imaging/Signal Processor |
| NS32FX16-25 | Imaging/Signal Processor |
| NS32FX164-20 | Advanced Imaging/Communication Signal Processors(高級圖象/通訊信號處理器) |
| NS32FV16-25 | Advanced Imaging/Communication Signal Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NS32829D-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| NS32829D-70/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| NS32829D-80 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| NS32829D-80/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| NS32829V-70 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。