- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385641 > MT9VDDT1672A (Micron Technology, Inc.) DDR SDRAM DIMM PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9VDDT1672A |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | DDR SDRAM DIMM |
| 中文描述： | DDR SDRAM的內(nèi)存 |
| 文件頁(yè)數(shù)： | 21/29頁(yè) |
| 文件大小： | 542K |
| 代理商： | MT9VDDT1672A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)
128MB, 256MB (x72, ECC)
184-Pin DDR SDRAM DIMM
09005aef808f8ccd
DD9C16_32X72AG_B.fm - Rev. B 2/03 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
21
2003 Micron Technology. Inc.
40. The current Micron part operates below the slow-
est JEDEC operating frequency of 83 MHz. As
such, future die may not reflect this option.
41.
42. For -335, -262, -26A, and -265 speed grades, I
DD
3N
is specified to be 35mA x (# of DDR SDRAM
devices) at 100 MHz.
43. Random addressing changing and 50 percent of
data changing at every transfer.
44. Random addressing changing and 100 percent of
data changing at every transfer.
45. CKE must be active (high) during the entire time a
refresh command is executed. That is, from the
time the AUTO REFRESH command is registered,
CKE must be active at each rising clock edge, until
t
REF later.
t
RAP
t
RCD.
46. I
DD
2N specifies the DQ, DQS and DM to be driven
to a valid high or low logic level. IDD2Q is similar
to I
DD
2F except I
DD
2Q specifies the address and
control inputs to remain stable. Although IDD2F,
I
DD
2N, and I
DD
2Q are similar, I
DD
2F is “worst
case.”
47. Whenever the operating frequency is altered, not
including jitter, the DLL is required to be reset.
This is followed by 200 clock cycles.
48. Min
t
CK value at CL=2.5 in the SPD for and -26A
speeds is 0.7ns, to facilitate proper system opera-
tion.
49. Leakage number reflects the worst case leakage
possible through the module pin, not what each
memory device contributes.
50. The -335 module speed grade, using the -6R speed
device, has V
DD
(MIN) = 2.4V.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9VDDT3272A | DDR SDRAM DIMM |
| MTB2P50E | Power MOSFET 2 Amps, 500 Volts(2A, 500V功率MOSFET) |
| MTB50P03HDL | Power MOSFET 50 Amps, 30 Volts, Logic Level(50A, 30V, D2PAK, P溝道功率MOSFET) |
| MTD20N06HDLT4 | Power MOSFET 20 Amps, 60 Volts, Logic Level N−Channel DPAK |
| MTD20N06HDLT4G | Power MOSFET 20 Amps, 60 Volts, Logic Level N−Channel DPAK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9VDDT1672AG-202A1 | 制造商:Micron Technology Inc 功能描述:DRAM MOD DDR SDRAM 1.125GBIT 184UDIMM - Trays |
| MT9VDDT1672AG-265B1 | 制造商:Micron Technology Inc 功能描述:DRAM MOD DDR SDRAM 1.125GBIT 184UDIMM - Trays |
| MT9VDDT1672AG-265D4 | 制造商:Micron Technology Inc 功能描述: |
| MT9VDDT1672AG-26AA1 | 制造商:Micron Technology Inc 功能描述:DRAM MOD DDR SDRAM 1.125GBIT 184UDIMM - Trays |
| MT9VDDT1672AG-26AB1 | 制造商:Micron Technology Inc 功能描述:DRAM MOD DDR SDRAM 1.125GBIT 184UDIMM - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。