
35
64Mb: x32 SDRAM, 2.5V
BatRam_25V.p65 – Rev. 0.7, Pub. 2/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32, 2.5V
SDRAM
PRELIMINARY
INITIALIZE AND LOAD MODE REGISTER
*CAS latency indicated in parentheses.
NOTE:
1. The Mode Register may be loaded prior to the AUTO REFRESH cycles if desired.
2. If CS is HIGH at clock high time, all commands applied are NOP, with CKE a “ Don’t Care.”
3. JEDEC and PC100 specify three clocks.
4. Outputs are guaranteed High-Z after command is issued.
-8
-10
SYMBOL*
t
CKH
t
CKS
t
CMH
t
CMS
t
MRD
3
t
RC
t
RP
MIN
1
2.5
1
2.5
2
80
20
MAX
MIN
1
2.5
1
2.5
2
100
20
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
TIMING PARAMETERS
-8
-10
SYMBOL*
t
AH
t
AS
t
CH
t
CL
t
CK (3)
t
CK (2)
t
CK (1)
MIN
1
2.5
3
3
8
13
25
MAX
MIN
1
2.5
3
3
10
13
25
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
tCH
tCL
tCK
CKE
CLK
COMMAND
DQ
BA0, BA1
BANK
tRCAR
tMRD
tRCAR
AUTO REFRESH
AUTO REFRESH
Program Mode Register
1, 2
tCMS
tCMH
Precharge
all banks
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
tRP
(
)
(
)
(
)
(
)
tCKS
Power-up:
V
DD
and
CK stable
T = 100μs
(MIN)
PRECHARGE
NOP
AUTO
REFRESH
NOP
LOAD MODE
REGISTER
ACTIVE
NOP
NOP
NOP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
AUTO
REFRESH
ALL
BANKS
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
High-Z
tCKH
(
)
(
)
(
)
(
)
DQM 0-3
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
()()
()()
()()
()()
()()
NOP
(
)
(
)
(
)
(
)
tCMS
tCMH
tCMS
tCMH
A0-A9
ROW
tAH
tAS
CODE
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
A10
ROW
tAH
tAS
CODE
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
ALL BANKS
SINGLE BANK
(
)
(
)
(
)
(
)
(
)
(
)
(
)
(
)
DON’T CARE
UNDEFINED
T0
T1
Tn + 1
To + 1
Tp + 1
Tp + 2
Tp + 3