- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385639 > MT48V2M32LFFC (Micron Technology, Inc.) 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4組同步動(dòng)態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT48V2M32LFFC |
| 廠商： | Micron Technology, Inc. |
| 英文描述： | 512K x 32 x 4 banks 2.5V SDRAM(2.5V,512K x 32 x 4組同步動(dòng)態(tài)RAM) |
| 中文描述： | 為512k × 32 × 4銀行2.5V的內(nèi)存電壓（2.5V，512K采樣× 32 × 4組同步動(dòng)態(tài)RAM）的 |
| 文件頁數(shù)： | 25/50頁 |
| 文件大小： | 1058K |
| 代理商： | MT48V2M32LFFC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
25
64Mb: x32 SDRAM, 2.5V
BatRam_25V.p65 – Rev. 0.7, Pub. 2/01
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2001, Micron Technology, Inc.
64Mb: x32, 2.5V
SDRAM
PRELIMINARY
TRUTH TABLE 2 – CKE
(Notes: 1–4)
CKE
n-1
CKE
n
L
CURRENT STATE
Power-Down
Self Refresh
Clock Suspend
Power-Down
Self Refresh
Clock Suspend
All Banks Idle
All Banks Idle
Reading or Writing
COMMA ND
n
X
X
X
COMMAND INHIBIT or NOP
COMMAND INHIBIT or NOP
X
COMMAND INHIBIT or NOP
AUTO REFRESH
VALID
See Truth Table 3
A CTION
n
Maintain Power-Down
Maintain Self Refresh
Maintain Clock Suspend
Exit Power-Down
Exit Self Refresh
Exit Clock Suspend
Power-Down Entry
Self Refresh Entry
Clock Suspend Entry
NOTES
L
L
H
5
6
7
H
L
H
H
NOTE:
1. CKE
is the logic state of CKE at clock edge
n
; CKE
was the state of CKE at the previous clock edge.
2. Current state is the state of the SDRAM immediately prior to clock edge
n
.
3. COMMAND
n
is the command registered at clock edge
n
, and ACTION
n
is a result of COMMAND
n
.
4. All states and sequences not shown are illegal or reserved.
5. Exiting power-down at clock edge
n
will put the device in the all banks idle state in time for clock edge
n + 1
(provided
that
t
CKS is met).
6. Exiting self refresh at clock edge
n
will put the device in the all banks idle state once
t
XSR is met. COMMAND INHIBIT
or NOP commands should be issued on any clock edges occurring during the
t
XSR period. A minimum of two NOP
commands must be provided during
t
XSR period.
7. After exiting clock suspend at clock edge
n
, the device will resume operation and recognize the next command at clock
edge
n + 1
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT48V4M32LFFC | SYNCHRONOUS DRAM |
| MT49H16M16 | THERMISTOR PTC 100OHM 110DEG RAD |
| MT49H16M16FM | REDUCED LATENCY DRAM RLDRAM |
| MT49H8M32 | THERMISTOR PTC 100OHM 120DEG RAD |
| MT49H8M32FM | REDUCED LATENCY DRAM RLDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT48V32M16S2FG-10 | 制造商:Micron Technology Inc 功能描述:32MX16 SSDRAM PLASTIC 2BOC 2.5V - Trays |
| MT48V32M16S2FG-8 ES | 制造商:Micron Technology Inc 功能描述:DRAM CHIP MOBILE SDRAM 512MBIT 2.5V 54FBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。