參數(shù)資料
型號(hào): MSM548333
廠商: OKI SEMICONDUCTOR CO., LTD.
英文描述: 240,384-Word×8-bit + 240,384-Word×4-bit Triple Port type Field Memory(雙存儲(chǔ)塊分別為240,384字×8位和240,384字×4位三口型場(chǎng)存儲(chǔ)器)
中文描述: 240384 -字× 8位240384 -字× 4位的三場(chǎng)端口類型內(nèi)存(雙存儲(chǔ)塊分別為240384字× 8位和240384字× 4位三口型場(chǎng)存儲(chǔ)器)
文件頁(yè)數(shù): 20/42頁(yè)
文件大?。?/td> 421K
代理商: MSM548333
Semiconductor
MSM548333
20/42
AC Characteristics (2/4)
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Max.
Min.
7
7
7
30
12
12
5
7
7
7
5
7
7
7
5
7
7
7
5
7
7
7
5
t
AC1
7
7
5000
15
Symbol
t
WRYH
t
WRYDH
t
WRYDS
t
RCLK
t
WRCLH
t
WRCLL
t
RRS1
t
RRH1
t
RRDH1
t
RRDS1
t
RINS1
t
RINH1
t
RINDH1
t
RINDS1
t
RRXS1
t
RRXH1
t
RRXDH1
t
RRXDS1
t
RRYS1
t
RRYH1
t
RRYDH1
t
RRYDS1
t
RES1
t
REH1
t
REDH1
t
REDS1
t
SRE1
t
OH1
t
AC1
t
OHZ1
t
RRS2
t
RRH2
t
RRDH2
t
RRDS2
t
RINS2
t
RINH2
t
RINDH2
t
RINDS2
t
RRXS2
Parameter
RCLK Cycle Time
RCLK "H" Pulse Width
RCLK "L" Pulse Width
RR1/TR-RCLK Active Setup Time
RR1/TR-RCLK Active Hold Time
RR1/TR-RCLK Inactive Hold Time
RR1/TR-RCLK Inactive Setup Time
RXINC1-RCLK Active Setup Time
RXINC1-RCLK Active Hold Time
RXINC1-RCLK Inactive Hold Time
RXINC1-RCLK Inactive Setup Time
RADE1/RX-RCLK Active Setup Time
RADE1/RX-RCLK Active Hold Time
RADE1/RX-RCLK Inactive Hold Time
RADE1/RX-RCLK Inactive Setup Time
RE1/RY-RCLK Active Setup Time
RE1/RY-RCLK Active Hold Time
RE1/RY-RCLK Inactive Hold Time
RE1/RY-RCLK Inactive Setup Time
Y1 and C1 Read Port Output Instruction Setup Time
Y1 and C1 Read Port Output Instruction Hold Time
Y1 and C1 Read Port Output Instruction Inactive Hold Time
Y1 and C1 Read Port Output Instruction Inactive Setup Time
Y1 and C1 Read Port Read EnableTime
Y1 and C1 Read Port Read Data Hold Time
Y1 and C1 Output Access Time
Y1 and C1 Data Output Turn Off Delay Time
RR2/TR-RCLK Active Setup Time
RR2/TR-RCLK Active Hold Time
RR2/TR-RCLK Inactive Hold Time
RR2/TR-RCLK Inactive Setup Time
RXINC2-RCLK Active Setup Time
RXINC2-RCLK Active Hold Time
RXINC2-RCLK Inactive Hold Time
RXINC2-RCLK Inactive Setup Time
RADE2/RX-RCLK Active Setup Time
30
\
20
5
7
7
7
5
7
7
7
5
WE/WY-WCLK Active Hold Time
WE/WY-WCLK Inactive Hold Time
WE/WY-WCLK Inactive Setup Time
Measurement Conditions: (V
CC
= 3.3 V ±0.3 V, Ta = 0 to 70°C)
相關(guān)PDF資料
PDF描述
MSM54V24616 Dual 128K×16 Dynamic RAM(2組128K×16動(dòng)態(tài)RAM)
MSM56V16160DH 2-Bank 512K×16 Synchronous Dynamic RAM(2組512K×16動(dòng)態(tài)RAM)
MSM56V16160D 2-Bank x 524,288-Word x 16-Bit SYNCHRONOUS DYNAMIC RAM
MSM56V16160F 2-Bank x 524,288 Word x 16 Bit SYNCHRONOUS DYNAMIC RAM
MSM56V16800E 2-Bank x 1,048,576-Word x 8-Bit SYNCHRONOUS DYNAMIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSM54V12222A-30TS-K 制造商:OKI Semiconductor 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP
MSM54V12222B-25JDR17 制造商:ROHM Semiconductor 功能描述:
MSM54V12222B-25JSDR1 制造商:ROHM Semiconductor 功能描述:
MSM54V12222B-25T3-K7 制造商:ROHM Semiconductor 功能描述:
MSM54V12222B-25T3R17 制造商:ROHM Semiconductor 功能描述: