參數(shù)資料
型號(hào): MSM548333
廠商: OKI SEMICONDUCTOR CO., LTD.
英文描述: 240,384-Word×8-bit + 240,384-Word×4-bit Triple Port type Field Memory(雙存儲(chǔ)塊分別為240,384字×8位和240,384字×4位三口型場(chǎng)存儲(chǔ)器)
中文描述: 240384 -字× 8位240384 -字× 4位的三場(chǎng)端口類型內(nèi)存(雙存儲(chǔ)塊分別為240384字× 8位和240384字× 4位三口型場(chǎng)存儲(chǔ)器)
文件頁(yè)數(shù): 14/42頁(yè)
文件大?。?/td> 421K
代理商: MSM548333
Semiconductor
MSM548333
14/42
pointer for the line access is initialized to Y address (0). The X address Xi which specifies a
certain line address is one which was stored in the X address register in the previous address
reset or address set cycle. After the reset mode, serial access starts from the address (Xi,0) : line
address is "Xi" and initial bit address on the line is (0).
The Y address counter is reset by this reset mode but the Y address register, which stored the
input initial Y address in the previous address reset cycle or address set cycle, is not reset. The
non-initialized Y address can be used as a preset Y address in the "address jump reset" mode.
4. Line increment reset No.1 - "X address counter increment and Y address counter reset" -
By the "Line increment reset No.1" logic, the X address counter is incremented by one from
the current X address and Y address is reset to address (0). That is, by the reset mode, serial
access from the Y = (0) on the next line is enabled.
5. Line increment reset No.2 - "X address counter increment reset and Y address counter
initialize" -
By the "Line increment reset No.2" logic, the X address counter is incremented by one from
the current X address and Y address is initialized to the Y address set in the previous address
set cycle. This enables block access on the screen.
6. Line hold reset No. 1 (1) operation
When a predetermined input level is set during the reset setting cycle, access is executed
starting from the first word on the current line.
7. Line hold (2) operation
When a predetermined input level is set during the reset setting cycle, access is executed
starting from the word address on the current line which is initialized.
8. Address jump operation
When a predetermined input level is set during the reset setting cycle, a jump may be caused
to the initialized line or word address.
In the case of a read, set the same level in the Y2 and C2 regions for this operation.
Note :During one reset setting cycle, a plurality of resets cannot be set.
相關(guān)PDF資料
PDF描述
MSM54V24616 Dual 128K×16 Dynamic RAM(2組128K×16動(dòng)態(tài)RAM)
MSM56V16160DH 2-Bank 512K×16 Synchronous Dynamic RAM(2組512K×16動(dòng)態(tài)RAM)
MSM56V16160D 2-Bank x 524,288-Word x 16-Bit SYNCHRONOUS DYNAMIC RAM
MSM56V16160F 2-Bank x 524,288 Word x 16 Bit SYNCHRONOUS DYNAMIC RAM
MSM56V16800E 2-Bank x 1,048,576-Word x 8-Bit SYNCHRONOUS DYNAMIC RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSM54V12222A-30TS-K 制造商:OKI Semiconductor 功能描述:FIELD/FRAME/LINE MEMORY, 44 Pin, Plastic, TSOP
MSM54V12222B-25JDR17 制造商:ROHM Semiconductor 功能描述:
MSM54V12222B-25JSDR1 制造商:ROHM Semiconductor 功能描述:
MSM54V12222B-25T3-K7 制造商:ROHM Semiconductor 功能描述:
MSM54V12222B-25T3R17 制造商:ROHM Semiconductor 功能描述: