Table
Title
Page
LIST OF TABLES
MPC509
USER’S MANUAL
LIST OF TABLES
Rev. 15 June 1998
MOTOROLA
xv
2-1 MPC509 Pin List .................................................................................................. 2-1
2-2 EBI Pin Definitions ............................................................................................... 2-2
2-3 MPC509 Power Connections................................................................................. 2-3
2-4 Pins with Internal Pull-Ups/Pulldowns ................................................................... 2-4
2-5 Signal Descriptions .............................................................................................. 2-4
2-6 Byte Enable Encodings........................................................................................ 2-10
2-7 Address Type Definitions..................................................................................... 2-12
3-1 RCPU Execution Units ......................................................................................... 3-5
3-2 FPSCR Bit Categories......................................................................................... 3-11
3-3 FPSCR Bit Settings .......................................................................................... 3-12
3-4 Floating-Point Result Flags in FPSCR................................................................ 3-13
3-5 Bit Settings for CR0 Field of CR......................................................................... 3-14
3-6 Bit Settings for CR1 Field of CR ....................................................................... 3-15
3-7 CRnField Bit Settings for Compare Instructions................................................ 3-15
3-8 Integer Exception Register Bit Definitions .......................................................... 3-16
3-9 Time Base Field Definitions................................................................................ 3-17
3-10 Machine State Register Bit Settings ............................................................... 3-18
3-11 Floating-Point Exception Mode Bits ................................................................. 3-19
3-12 Time Base Field Definitions.............................................................................. 3-20
3-13 Uses of SPRG0–SPRG3.................................................................................. 3-22
3-14 Processor Version Register Bit Settings ......................................................... 3-23
3-15 Manipulation of MSR[EE] and MSR[RI]............................................................. 3-23
3-16 Instruction Cache Control Registers.................................................................. 3-23
3-17 Development Support Registers ...................................................................... 3-24
3-18 Instruction Set Summary ................................................................................ 3-26
3-19 MPC509 Exception Classes ............................................................................ 3-31
3-20 Exception Vector Offset Table ........................................................................ 3-33
3-21 Instruction Latency and Blockage...................................................................... 3-35
4-1 Instruction Cache Programming Model ................................................................. 4-3
4-2 ICCST Bit Settings................................................................................................. 4-4
4-3 I-Cache Address Register (ICADR)....................................................................... 4-5
4-4 I-Cache Data Register (ICDAT)............................................................................. 4-5
4-5 ICADR Bits Function for the Cache Read Command............................................ 4-8
4-6 ICDAT Layout During a Tag Read......................................................................... 4-8
5-1 SIU Address Map ................................................................................................. 5-3
5-2 SIUMCR Bit Settings .......................................................................................... 5-5
5-3 MEMMAP Bit Settings ........................................................................................ 5-6
5-4 Internal Memory Array Block Mapping................................................................. 5-10