參數(shù)資料
型號： MCIMX537CVV8C
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 32-BIT, 800 MHz, RISC PROCESSOR, PBGA529
封裝： 19 X 19 MM, 0.80 MM PITCH, ROHS COMPLIANT, PLASTIC, TEPBGA-529
文件頁數(shù)： 119/172頁
文件大小： 4562K
代理商： MCIMX537CVV8C
i.MX53 Applications Processors for Industrial Products, Rev. 3
50
Freescale Semiconductor
Electrical Characteristics
Table 35. NFC—Timing Characteristics
ID
Parameter
Symbol
Asymmetric Mode Min
Symmetric Mode
Min
Max
NF1
NFCLE setup Time
tCLS
2T + 0.1
—
NF2
NFCLE Hold Time
tCLH
T – 4.45
—
NF31
1 In case of NUM_OF_DEVICES is greater than 0 (for example, interleaved mode), then only during the data phase of
symmetric mode the setup time will equal 1.5T + 0.95.
NFCE_B Setup Time
tCS
3T + 0.95
3T+0.95
—
NF4
NFCE_B Hold Time
tCH
2T–5.55
1.5T–5.55
—
NF5
NFWE_B Pulse Width
tWP
T–1.4
0.5T – 1.4
—
NF6
NFALE Setup Time
tALS
2T + 0.1
—
NF7
NFALE Hold Time
tALH
T – 4.45
—
NF8
Data Setup Time
tDS
T–0.9
0.5T – 0.9
—
NF9
Data Hold Time
tDH
T – 5.55
0.5T – 5.55
—
NF10
Write Cycle Time
tWC
2T
T–0.5
—
NF11
NFWE_B Hold Time
tWH
T – 1.15
0.5T – 1.15
—
NF12
Ready to NFRE_B Low
tRR
9T + 8.9
—
NF13
NFRE_B Pulse Width
tRP
1.5T
0.5T–1
—
NF14
READ Cycle Time
tRC
2T
T
—
NF15
NFRE_B High Hold Time
tREH
0.5T – 1.15
—
NF162
2 tDSR is calculated by the following formula:
Asymmetric mode:
tDSR = tREpd + tDpd + 1/
2T – Tdl
2
Symmetric mode:
tDSR = tREpd + tDpd – Tdl2
tREpd + tDpd = 11.2 ns (including clock skew)
where tREpd is RE propogation delay in the chip including I/O pad delay, and tDpd is Data propogation delay from I/O pad to
EXTMC including I/O pad delay.
tDSR can be used to determine tREA max parameter with the following formula: tREA = 1.5T – tDSR.
Data Setup on READ
tDSR
11.2 + 0.5T – Tdl3
3 Tdl is composed of 4 delay-line units each generates an equal delay with min 1.25 ns and max 1 aclk period (Taclk). Default
is 1/4 aclk period for each delay-line unit, so all 4 delay lines together generates a total of 1 aclk period. Taclk is
“emi_slow_clk” of the system, which default value is 7.5 ns (133 MHz).
11.2 – Tdl2
—
NF174
Data Hold on READ
tDHR
0—
2Taclk +T
NF185
Data Hold on READ
tDHR
—Tdl2 –11.2
2Taclk +T
NF19
CLE to RE delay
tCLR
9T
—
NF20
CE to RE delay
tCRE
T–3.45
T+0.3
NF21
WE high to RE low
tWHR
10.5T
—
NF22
WE high to busy
tWB
——
6T
相關(guān)PDF資料
PDF描述
MCM16Y1BACFT16 16-BIT, MROM, MICROCONTROLLER, PQFP160
MCM16Y1BGCFT16 16-BIT, MROM, MICROCONTROLLER, PQFP160
M68HC16Y1CFC 16-BIT, MROM, MICROCONTROLLER, PQFP16
MCV14AI/SL 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14
MCV14ATI/SL 8-BIT, FLASH, 20 MHz, RISC MICROCONTROLLER, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCIMX537CVV8C 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 800 MHZ 529-BGA
MCIMX537CVV8CR2 功能描述:處理器 - 專門應(yīng)用 iMX53 Rev 2.1 Indust RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX538DZK1C 功能描述:處理器 - 專門應(yīng)用 I.MX53 2.1 POP RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432
MCIMX53EVK 制造商:Freescale Semiconductor 功能描述:
MCIMX53-LVDS 制造商:Freescale Semiconductor 功能描述:I.MX53 XGA DISPLAY LVDS DEV BOARD 制造商:Freescale Semiconductor 功能描述:I.MX53, XGA DISPLAY, LVDS, DEV BOARD 制造商:Freescale Semiconductor 功能描述:I.MX53, XGA DISPLAY, LVDS CONNECTOR, DEV BOARD; Silicon Manufacturer:Freescale; Core Architecture:ARM; Core Sub-Architecture:Cortex-A8; Silicon Core Number:i.MX5; Silicon Family Name:i.MX53
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*