- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69028 > MCC68HC711D3 (MOTOROLA INC) 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, UUC PDF資料下載
參數(shù)資料
| 型號： | MCC68HC711D3 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, UUC |
| 封裝： | DIE |
| 文件頁數(shù)： | 95/157頁 |
| 文件大?。?/td> | 2252K |
| 代理商： | MCC68HC711D3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁
Central Processor Unit (CPU)
Data Sheet
MC68HC711D3 — Rev. 2
42
Central Processor Unit (CPU)
MOTOROLA
which the argument is fetched or stored or the address from which execution is to
proceed. The effective address can be specified within an instruction, or it can be
calculated.
3.5.1 Immediate
In the immediate addressing mode, an argument is contained in the byte(s)
immediately following the opcode. The number of bytes following the opcode
matches the size of the register or memory location being operated on. There are
2-, 3-, and 4- (if prebyte is required) byte immediate instructions. The effective
address is the address of the byte following the instruction.
3.5.2 Direct
In the direct addressing mode, the low-order byte of the operand address is
contained in a single byte following the opcode, and the high-order byte of the
address is assumed to be $00. Addresses $00–$FF are thus accessed directly,
using 2-byte instructions. Execution time is reduced by eliminating the additional
memory access required for the high-order address byte. In most applications, this
256-byte area is reserved for frequently referenced data. In M68HC11 MCUs, the
memory map can be configured for combinations of internal registers, RAM, or
external memory to occupy these addresses.
3.5.3 Extended
In the extended addressing mode, the effective address of the argument is
contained in two bytes following the opcode byte. These are 3-byte instructions (or
4-byte instructions if a prebyte is required). One or two bytes are needed for the
opcode and two for the effective address.
3.5.4 Indexed
In the indexed addressing mode, an 8-bit unsigned offset contained in the
instruction is added to the value contained in an index register (IX or IY). The sum
is the effective address. This addressing mode allows referencing any memory
location in the 64-Kbyte address space. These are 2- to 5-byte instructions,
depending on whether a prebyte is required.
3.5.5 Inherent
In the inherent addressing mode, all the information necessary to execute the
instruction is contained in the opcode. Operations that use only the index registers
or accumulators, as well as control instructions with no arguments, are included in
this addressing mode. These are 1- or 2-byte instructions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC711D3MP2 | 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC711D3S | 8-BIT, UVPROM, 2.1 MHz, MICROCONTROLLER, CDIP40 |
| MC68HC711D3FN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC711G5CFN | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
| MC68HC11G7CFN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCC68HRC705JP7 | 制造商:Motorola Inc 功能描述: |
| MCC6M10 | 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 6SQMM M10 STUD |
| MCC6M3 | 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 6SQMM M3 STUD |
| MCC6M3.5 | 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 6SQMM 3.5 STUD |
| MCC6M4 | 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 6SQMM M4 STUD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。