MC68L11D0
MC68HC711D3 — Rev. 2
Data Sheet
MOTOROLA
MC68L11D0
145
B.2.3 Control Timing
B.2.4 Peripheral Port Timing
Characteristic(1)
Symbol
1.0 MHz
2.0 MHz
Unit
Min
Max
Min
Max
Frequency of operation
fO
dc
1.0
dc
2.0
MHz
E-clock period
tcyc
1000
—
500
—
ns
Crystal frequency
fXTAL
—
4.0
—
8.0
MHz
External oscillator frequency
4 fO
dc
4.0
dc
8.0
MHz
Processor control setup time
tPCSU = 1/4 tcyc + 50 ns
tPCSU
325
—
200
—
ns
Reset input pulse width(2)
To guarantee external reset vector
Minimum input time can be preempted by internal reset
PWRSTL
8
1
—
8
1
—
tcyc
Interrupt pulse width, PWIRQ = tcyc + 20 ns
IRQ edge-sensitive mode
PWIRQ
1020
—
520
—
ns
Wait recovery startup time
tWRS
—4
—
4
tcyc
Timer pulse width PWTIM = tcyc + 20 ns
Input capture pulse accumulator input
PWTIM
1020
—
520
—
ns
1. VDD = 3.0 Vdc to 5.5 Vdc, VSS = 0 Vdc, TA = TL to TH. All timing is shown with respect to 20% VDD and 70% VDD, unless
otherwise noted.
2. Reset is recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles,
releases the pin, and samples the pin level two cycles later to determine the source of the interrupt. Refer to Section 4. Characteristic(1)
Symbol
1.0 MHz
2.0 MHz
Unit
Min
Max
Min
Max
Frequency of operation (E-clock frequency)
fO
dc
1.0
dc
2.0
MHz
E-clock period
tcyc
1000
—
500
—
ns
Peripheral data setup time(2)
MCU read of ports A, B, C, and D
tPDSU
100
—
100
—
ns
Peripheral data hold time(2)
MCU read of ports A, B, C, and D
tPDH
50
—
50
—
ns
Delay time, peripheral data write
MCU write to port A
MCU writes to ports B, C, and D
tPWD = 1/4 tcyc + 150 ns
tPWD
—
200
350
—
200
225
ns
1. VDD = 3.0 Vd to 5.5 Vdc, VSS = 0 Vdc, TA = TL to TH. All timing is shown with respect to 20% VDD and 70% VDD, unless
otherwise noted.
2. Port C and D timing is valid for active drive (CWOM and DWOM bits not set in PIOC and SPCR registers respectively).