- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2012 > MC92603VF (Freescale Semiconductor)IC TXRX ETH QUAD GIG 256-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | MC92603VF |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 68/126頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC TXRX ETH QUAD GIG 256-MAPBGA |
| 標準包裝： | 1 |
| 類型： | 收發(fā)器 |
| 驅(qū)動器/接收器數(shù)： | 4/4 |
| 規(guī)程： | 千兆位以太網(wǎng) |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 256-LBGA |
| 供應商設備封裝： | 256-MAPBGA |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁
Receiver
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
3-12
Freescale Semiconductor
When RCCE is high, the configuration signal, RECV_REF_A, is used to select the clock to be used. If
RECV_REF_A is high, channel A’s recovered clock is used for all four channels. If it is low, then each
channel uses its own recovered clock. If RECV_REF_A is high, it is assumed that all four channels are
operating at an identical frequency.
In order to track a transmitter frequency that is offset from the receiver’s reference clock frequency, the
duty cycle and period of the RECV_x_RCLK is modulated. For example, if the transmitter is sending data
at a rate faster than the receiver, then a shortened cycle is generated as needed to track the incoming data
rate. Alternately, if the transmitter is running slower than the receiver, then a long cycle is generated. The
recovered clock duty cycle may be reduced or increased by 200 ps (if nominal frequency is 125 MHz) in
order to match the transmitter frequency. For example, if the reference clock frequency is 125 MHz, this
means that the minimum recovered clock cycle time is 7.8 ns and the maximum recovered clock cycle is
8.2 ns.
NOTE
Devices that interface to a MC92603 and are run in a recovered clock mode,
must be able to tolerate this modulated clock.
When operating in the recovered clock timing mode, the addition or deletion of IDLEs is inappropriate. If
RCCE is asserted (recovered clock timing mode), the add/delete IDLE enable, ADIE, signal must be low.
3.6.2
Reference Clock Timing Mode (RCCE = Low)
Data is timed relative to the local reference clock when RCCE is low. Synchronization between the
recovered clock and the reference clock is handled by the receiver interface. Frequency offset between the
transmitter’s reference clock and the receiver’s reference clock causes overrun/underrun situations.
Overrun occurs when the link partner’s transmitter is running faster than the receiver. Underrun occurs
when the transmitter is running slower than the receiver. To avoid overrun/underrun conditions, rate
adaption performed whereby, data is dropped or repeated to allow the data to be presented at the interface
at the local reference clock frequency. Table 3-7 summarizes the rate adaption technique as a function of
the receiver configuration when the receiver reference clock is slower than the transmitter reference clock.
Table 3-8 summarizes the rate adaption technique as a function of the receiver configuration when the
receiver reference clock is faster than the transmitter reference clock.
The ability to drop/repeat data is controlled by the ADIE configuration input. For instance, if ADIE is high
and COMPAT is low, pairs of IDLE bytes (K28.5) will be dropped/repeated. If an overrun situation is
imminent (transmitter is faster than the receiver), then the receiver interface searches for a pair of IDLE
bytes to drop. Two consecutive IDLE bytes are dropped to assure that running disparity is not affected. If
sufficient IDLE patterns are not available to drop, the receiver overrun may occur. When an overrun
occurs, the ‘overrun’ error is reported as described in Table 3-12, Table 3-15, or Table 3-16 for a 1-byte
clock period and 2 code groups of data are dropped. A sufficient number of IDLEs must be transmitted to
guard against an overrun.
The frequency of IDLEs can be computed, based on the maximum frequency offset between the
transmitter and receiver in the system. The number of bytes (code groups) that can be transmitted between
a pair of IDLEs is:
(2*106/N) – 1 bytes, where N is the frequency offset in ppm.
相關PDF資料 |
PDF描述 |
|---|---|
| MC92604VM | IC ETH TXRX DUAL GIG 196-MAPBGA |
| MC92604ZT | IC TXRX ETH DUAL GIG 196-MAPBGA |
| MCP2120T-I/SL | IC ENCODR/DECODR 2.5V IR 14-SOIC |
| MCP2122-E/P | IC ENCODER/DECODER IRDA 8-DIP |
| MCP2122T-E/SNG | IC ENCODER/DECODR INFRARED 8SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC92603VM | 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604VM | 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC92604ZT | 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商設備封裝:16-PDIP 包裝:管件 |
| MC92610 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
| MC92610VF | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES |
發(fā)布緊急采購，3分鐘左右您將得到回復。