參數(shù)資料
型號: MC92603VF
廠商: Freescale Semiconductor
文件頁數(shù): 27/126頁
文件大?。?/td> 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
標(biāo)準(zhǔn)包裝: 1
類型: 收發(fā)器
驅(qū)動器/接收器數(shù): 4/4
規(guī)程: 千兆位以太網(wǎng)
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
封裝/外殼: 256-LBGA
供應(yīng)商設(shè)備封裝: 256-MAPBGA
包裝: 托盤
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Glossary-2
Freescale Semiconductor
Inter Symbol Interference (ISI). A distortion caused by the high-frequency loss
characteristics of the transmission media.
L
Least-significant bit (lsb). The bit of the least value in an address, register, data element, or
instruction encoding.
M
Media access controller (MAC). The data link sublayer that is responsible for transferring
data to and from the physical layer.
N
Negated. Indicates inactive state of signal has been set. Refers to either inputs or outputs.
P
Physical coding sublayer (PCS). PCS is defined as part of a sublayer in the IEEE Std.
802.3-2002 [4]. The PCS sublayer encodes data bits into code-groups that can be
transmitted over the physical medium. It is used to couple the gigabit media independent
interface (GMII) and a physical medium attachment (PMA).
Phase Locked Loop (PLL).
Physical medium attachment (PMA) sublayer. The PMA is defined as part of a sublayer in
the IEEE Std. 802.3-2002 [4]. The PMA is part of the physical layer that provides
transmission, reception, collision detection, clock recovery, and skew alignment.
Parts per million (ppm).
R
Reduced Gigabit Media Independent Interface (RGMII). The reduced interface between
the reconciliation sublayer and the physical coding sublayer (PCS). The interface is
reduced from 8-bit wide to 4-bit wide and data transfer is DDR.
Reduced Ten Bit Interface (RTBI). The reduced interface between the reconciliation sublayer
and the physical coding sublayer (PCS).The interface is reduced from 10-bit wide to 5-bit
wide and data transfer is DDR.
Running disparity. The amount of DC imbalance over a history of symbols transmitted over
a link. Equal to the difference between the number of one and zero symbols transmitted.
SSerDes. Serializer/deserializer.
Symbol. One piece of information sent across the link; different from a bit in that bit implies
data where symbol is encoded data.
T
Ten bit interface physical layer (TBI PHY) interface.
W
Word synchronization. Alignment of two or more receivers’ data by adjusting for differences
in media and systemic delay between them such that data is presented by the receivers in
the same grouping as they were transmit.
相關(guān)PDF資料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件
MC92610 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES