參數(shù)資料
型號: MC92603VF
廠商: Freescale Semiconductor
文件頁數(shù): 45/126頁
文件大?。?/td> 0K
描述: IC TXRX ETH QUAD GIG 256-MAPBGA
標準包裝: 1
類型: 收發(fā)器
驅動器/接收器數(shù): 4/4
規(guī)程: 千兆位以太網(wǎng)
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
封裝/外殼: 256-LBGA
供應商設備封裝: 256-MAPBGA
包裝: 托盤
Transmitter
MC92603 Quad Gigabit Ethernet Transceiver Reference Manual, Rev. 1
Freescale Semiconductor
2-3
Table 2-1. MC92603 Transmitter Interface Signals
Signal Name
Description
Function
Direction
Active
State
XMIT_x_CLK
Channel transmit clock
Clock input for each channel
Input
XMIT_x_[7:0]
Transmit data byte
8 bits of transmit data
Input
XMIT_x_K
Transmit control/data bit
If TBIE is high, this input is used by the receiver to
enable COMMA realignment.
If TBIE and COMPAT are low, this is the ‘K’ (special
character) input.
Input
XMIT_x_ERR
Transmit control/data bit
If TBIE is high, this is data bit 9.
If TBIE and COMPAT are negated low, this is the
‘force code error’ input.
If TBIE is low and COMPAT is high, this input is
used as defined for GMII functionality (as defined in
IEEE Std. 802.3-2002 specification[4]).
Input
XMIT_x_ENABLE
Transmit enable data
If TBIE is high, this is data bit 8.
If TBIE is low, this input defines transmit data is
available on input.
Input
High
XCVR_x_LBE
Loopback enable
Activate digital loopback path, such that data
transmitted is looped back to corresponding
receiver.
Input
High
XCVR_x_DISABLE
Transceiver disable
When active this transmitter is disabled.
Input
High
XMIT_REF_A
Transmit interface clock
select
Indicates that the transmit interface signals are
timed to XMIT_A_CLK instead of individual channel
transmit clock.
Input
High
LBOE
Loopback output enable
If LBOE is high, link outputs remain active during
digital loopback.
If LBOE is low, link outputs are disabled during
loopback.
Input
High
REPE
Repeater mode enable
When this input is high, data received on the
corresponding receiver is ‘repeated’ by the
transmitter.
Input
High
TBIE
Ten-bit interface enable
Indicates that coded data is on the inputs,
bypassing the internal 8B/10B coding.
Input
High
COMPAT
Enable IEEE Std.
802.3-2002 compliance
When enabled, transmitter conforms to IEEE Std.
802.3-2002 [4] GMII or TBI operating modes.
Input
High
DDR
Enable double data rate
When enabled the transmitter accepts 4/5 bits of
data on positive edge of XMIT_x_CLK and the
second 4/5 bits of data on the negative edge.
Input
High
ENABLE_AN
Enable auto-negotiate
Allows the transceiver to perform an auto-negotiate
sequence if in GMII mode (COMPAT high, TBIE
low)
Input
High
ENAB_RED
Enable redundant link
Enable redundant link operation. Channels A and B
available to use with redundant links.
Input
High
BROADCAST
Transmit on both redundant
links
Broadcast transmitted data on both of the
redundant links for each channel.
Input
High
XCVR_x_RSEL
Select redundant link
Transmit data on the secondary (redundant) link
Input
High
相關PDF資料
PDF描述
MC92604VM IC ETH TXRX DUAL GIG 196-MAPBGA
MC92604ZT IC TXRX ETH DUAL GIG 196-MAPBGA
MCP2120T-I/SL IC ENCODR/DECODR 2.5V IR 14-SOIC
MCP2122-E/P IC ENCODER/DECODER IRDA 8-DIP
MCP2122T-E/SNG IC ENCODER/DECODR INFRARED 8SOIC
相關代理商/技術參數(shù)
參數(shù)描述
MC92603VM 功能描述:IC ETH TXRX QUAD GIG 256-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604VM 功能描述:IC ETH TXRX DUAL GIG 196-MAPBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應商設備封裝:16-SOIC 包裝:帶卷 (TR)
MC92604ZT 功能描述:IC TXRX ETH DUAL GIG 196-MAPBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:25 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應商設備封裝:16-PDIP 包裝:管件
MC92610 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES
MC92610VF 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Quad 3.125 Gbaud SERDES