
5- 42
MC68330 USER'S MANUAL
MOTOROLA
ROR (r = 0)
—
00
NOTE : The following notations apply to this table only.
— =
Not affected
Sm =
Source operand MSB
U =
Undefined
Dm =
Destination operand MSB
?
=
See special definition
Rm =
Result operand MSB
=
General case
R
=
Register tested
X
=
C
n
=
Bit Number
N
=
Rm
r
=
Shift count
Z
=
Rm
Λ ... Λ R0
LB
=
Lower bound
Λ =
Βοοlean AND
UB
=
Upper bound
V
=
Boolean OR
Rm =
NOT Rm
5.4.3.2 DATA MOVEMENT INSTRUCTIONS. The MOVE instruction is the basic means of
transferring and storing address and data. MOVE instructions transfer byte, word, and
long-word operands from memory to memory, memory to register, register to memory, and
register to register. Address movement instructions (MOVE or MOVEA) transfer word and
long-word operands and ensure that only valid address manipulations are executed.
In addition to the general MOVE instructions, there are several special data movement
instructions — move multiple registers (MOVEM), move peripheral data (MOVEP), move
quick (MOVEQ), exchange registers (EXG), load effective address (LEA), push effective
address (PEA), link stack (LINK), and unlink stack (UNLK). Table 5-6 is a summary of the
data movement operations.
Table 5-6. Data Movement Operations
Instruction
Operand
Syntax
Operand Size
Operation
EXG
Rn, Rn
32
Rn
Rn
LEA
ea, An
32
ea An
LINK
An, #
d
16, 32
SP – 4
SP, An (SP); SP An, SP + d SP
MOVE
ea, ea
8, 16, 32
Source
Destination
MOVEA
ea, An
16, 32
32
Source
Destination
MOVEM
list,
ea
ea, list
16, 32
32
Listed registers
Destination
Source
Listed registers
MOVEP
Dn, (d 16 , An)
(d16 , An), Dn
16, 32
Dn [31 : 24]
(An + d); Dn [23 : 16] (An + d + 2);
Dn [15 : 8]
(An + d + 4); Dn [7 : 0] (An + d + 6)
(An + d)
Dn [31 : 24]; (An + d + 2) Dn [23 : 16];
(An + d + 4)
Dn [15 : 8]; (An + d + 6) Dn [7 : 0]
MOVEQ
#
data, Dn
8
32
Immediate Data
Destination
PEA
ea
32
SP – 4
SP; ea SP
UNLK
An
32
An
SP; (SP) An, SP + 4 SP
5.4.3.3 INTEGER ARITHMETIC OPERATIONS. The arithmetic operations include the
four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as
well as arithmetic compare (CMP, CMPM, CMP2), clear (CLR), and negate (NEG). The
instruction set includes ADD, CMP, and SUB instructions for both address and data
operations with all operand sizes valid for data operations. Address operands consist of 16
or 32 bits. The clear and negate instructions apply to all sizes of data operands.