
MOTOROLA
MC68330 USER’S MANUAL
xiii
LIST OF FIGURES (Continued)
Figure
Page
Number
Title
Number
5-10
EA Specification Formats................................................................................. 5-24
5-11
Using SIZE in the Index Selection.................................................................. 5-26
5-12
Using Absolute Address with Indexes ........................................................... 5-26
5-13
Addressing Array Items..................................................................................... 5-27
5-14
M68000 Family Address Extension Words................................................... 5-29
5-15
Instruction Word General Format.................................................................... 5-34
5-16
Table Example 1................................................................................................ 5-51
5-17
Table Example 2................................................................................................ 5-52
5-18
Table Example 3................................................................................................ 5-54
5-19
Exception Stack Frame..................................................................................... 5-62
5-20
Reset Operation Flowchart............................................................................... 5-64
5-21
Format $0 — Four-Word Stack Frame........................................................... 5-81
5-22
Format $2 — Six-Word Stack Frame ............................................................. 5-81
5-23
Internal Transfer Count Register..................................................................... 5-82
5-24
Format $C — BERR Stack for Prefetches and Operands........................... 5-83
5-25
Format $C — BERR Stack on MOVEM Operand......................................... 5-83
5-26
Format $C — Four-and Six-Word BERR Stack .......................................... 5-83
5-27
In-Circuit Emulator Configuration .................................................................. 5-85
5-28
Bus State Analyzer Configuration ................................................................. 5-85
5-29
BDM Block Diagram ......................................................................................... 5-86
5-30
BDM Command Execution Flowchart ........................................................... 5-89
5-31
Debug Serial I/O Block Diagram .................................................................... 5-91
5-32
Serial Interface Timing Diagram..................................................................... 5-92
5-33
BKPT Timing for Single Bus Cycle ................................................................ 5-93
5-34
BKPT Timing for Forcing BDM ........................................................................ 5-93
5-35
BKPT/DSCLK Logic Diagram ......................................................................... 5-93
5-36
Command-Sequence-Diagram Example ..................................................... 5-96
5-37
Functional Model of Instruction Pipeline .....................................................5-109
5-38
Instruction Pipeline Timing Diagram............................................................5-109
5-39
Block Diagram of Independent Resources .................................................5-111
5-40
Simultaneous Instruction Execution.............................................................5-113
5-41
Attributed Instruction Times............................................................................ 5-113
5-42
Example 1 — Instruction Stream ..................................................................5-116
5-43
Example 2 — Branch Taken..........................................................................5-117
5-44
Example 2 — Branch Not Taken...................................................................5-117
5-45
Example 3 — Branch Negative Tail .............................................................5-118
6-1
Test Access Port Block Diagram........................................................................6-2
6-2
Output Latch Cell (O.Latch).................................................................................6-5
6-3
Input Pin Cell .........................................................................................................6-5
6-4
Active-High Output Control Cell (IO.Ctl1).........................................................6-6
6-5
Active-Low Output Control Cell (IO.Ctl0)..........................................................6-6
6-6
Bidirectional Data Cell (IO.Cell).........................................................................6-7
6-7
General Arrangement for Bidirectional Pins....................................................6-7
6-8
Bypass Register ....................................................................................................6-9
7-1
Minimum System Configuration Block Diagram.............................................7-1
7-2
Sample Crystal Circuit.........................................................................................7-2