
iv
MC68330 USER’S MANUAL
MOTOROLA
TABLE OF CONTENTS (Continued)
Paragraph
Page
Number
Title
Number
2.10.1
System Clock (CLKOUT).................................................................................2-7
2.10.2
Crystal Oscillator (EXTAL, XTAL)...................................................................2-8
2.10.3
External Filter Capacitor (XFC) ......................................................................2-8
2.10.4
Clock Mode Select (MODCK).........................................................................2-8
2.11
Instrumentation and Emulation Signals .......................................................2-8
2.11.1
Instruction Fetch (
IFETCH)..............................................................................2-8
2.11.2
Instruction Pipe (
IPIPE)...................................................................................2-8
2.11.3
Breakpoint (
BKPT)............................................................................................2-8
2.11.4
Freeze (FREEZE)..............................................................................................2-8
2.12
Test Signals.......................................................................................................2-9
2.12.1
Test Clock (TCK)...............................................................................................2-9
2.12.2
Test Mode Select (TMS)..................................................................................2-9
2.12.3
Test Data In (TDI)..............................................................................................2-9
2.12.4
Test Data Out (TDO).........................................................................................2-9
2.13
Synthesizer Power (VCCSYN) ......................................................................2-9
2.14
System Power and Gound (VCC and GND)................................................2-9
2.15
Signal Summary...............................................................................................2-9
Section 3
Bus Operation
3.1
Bus Transfer Signals........................................................................................3-1
3.1.1
Bus Control Signals .........................................................................................3-2
3.1.2
Function Codes.................................................................................................3-3
3.1.3
Address Bus (A31—A0)...................................................................................3-3
3.1.4
Address Strobe (
AS)........................................................................................3-3
3.1.5
Data Bus (D15—D0) ........................................................................................3-4
3.1.6
Data Strobe (
DS)...............................................................................................3-4
3.1.7
Byte Write Enable (
UWE, LWE).......................................................................3-4
3.1.8
Bus Cycle Termination Signals......................................................................3-4
3.1.8.1
Data Transfer and Size Acknowledge Signals (
DSACK1 and DSACK0)3-4
3.1.8.2
Bus Error (
BERR)...............................................................................................3-5
3.1.8.3
Autovector (
AVEC)............................................................................................3-5
3.2
Data Transfer Mechanism...............................................................................3-5
3.2.1
Dynamic Bus Sizing.........................................................................................3-5
3.2.2
Misaligned Operands.......................................................................................3-7
3.2.3
Operand Transfer Cases.................................................................................3-8
3.2.3.1
Byte Operand to 8-Bit Port, Even (A0=0)......................................................3-8
3.2.3.2
Byte Operand to 16-Bit Port, Even (A0=0)....................................................3-8
3.2.3.3
Byte Operand to 16-Bit Port, Odd (A0=1) .....................................................3-9
3.2.3.4
Word Operand to 8-Bit Port, Aligned .............................................................3-9
3.2.3.5
Word Operand to 16-Bit Port, Aligned........................................................ 3-10
3.2.3.6
Long-Word Operand to 8-Bit Port, Aligned ............................................... 3-10
3.2.3.7
Long-Word Operand to 16-Bit Port, Aligned............................................. 3-12
3.2.4
Bus Operation................................................................................................. 3-14