- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379203 > IBM038329NP6B (IBM Microeletronics) 256K x 32 Synchronous Graphics RAM(256K x 32 高性能8M位CMOS同步動態(tài)RAM（帶內(nèi)置的圖形性能）) PDF資料下載
參數(shù)資料
| 型號： | IBM038329NP6B |
| 廠商： | IBM Microeletronics |
| 英文描述： | 256K x 32 Synchronous Graphics RAM(256K x 32 高性能8M位CMOS同步動態(tài)RAM（帶內(nèi)置的圖形性能）) |
| 中文描述： | 256K × 32同步圖形RAM（256K × 32位高性能800萬的CMOS同步動態(tài)隨機(jī)存儲器（帶內(nèi)置的圖形性能）） |
| 文件頁數(shù)： | 5/66頁 |
| 文件大?。?/td> | 952K |
| 代理商： | IBM038329NP6B |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
IBM038329NL6B
IBM038329NP6B
256K x 32 Synchronous Graphics RAM
03K4292.E35604
Revised 3/98
IBM Corporation. All rights reserved.
Use is further subject to the provisions at the end of this document.
Page 5 of 66
Signal Descriptions
Name
I/O
Function
A
0
-A
8
, BA (A
9
)
I
Address bits A
0
-A
8
are row addresses when Active command is activated.
Address bits A
0
-A
7
are column addresses when CAS is active.
Address bit A
8
, when CAS is active, enables/disables Auto Precharge.
Address bit BA (A
9
) selects which of the two memory banks is to be used.
CAS
I
CAS is part of the input command to the SGRAM. SeeTtruth Table for details.
CKE
I
Clock Enable disables the clock internally, thus allowing data to remain on the output for several
CLK cycles. Clock Enable is also used as part of the input command to specify Self Refresh.
CLK
I
CLK is driven by the system clock. All SGRAM input signals are sampled on the positive edge of
CLK. The CLK also increments the internal burst counter and controls the output registers.
CS
I
Chip Select indicates that the command on the input lines is for this device. If CS is high, the input
command(s) will be ignored.
DQ
0
-DQ
31
I/O
Data Input/Output lines transfer data between the memory array and the system bus. These are
also input mask bits for Write-per-Bit. When Block Write is activated, DQs provide column address
mask.
DQM
0
-DQM
3
I
During Read, DQM=1 turns off the output buffers.
During Write, DQM=1 prevents a write to the current memory location.
DQM
0
corresponds to the lowest byte (DQ
0
-DQ
7
).
DQM
1
corresponds to DQ
8-15
.
DQM
2
corresponds to DQ
16-23
.
DQM
3
corresponds to DQ
24-31
.
RAS
I
RAS is part of the input command to the SGRAM. See Function Truth Table for details.
WE
I
Write Enable is part of the input command. See Function Truth Table for details.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM041812PQKB | 64K X 18 BURST SRAM(64K X 18高性能可猝發(fā)同步CMOS靜態(tài)RAM) |
| IBM041813PPLB | 64K X 18 BURST PIPELINE SRAM(1M (64K X 18)同步可猝發(fā)流水線式線式高性能靜態(tài)RAM) |
| IBM041813PQKB | 64K X 18 Burst Pipeline SRAM(1M（64K X 18）高性能同步可猝發(fā)管線式靜態(tài)RAM) |
| IBM041814PPLB | 64K X 18 BURST SRAM(1M (64K X 18)同步可猝發(fā)高性能靜態(tài)RAM) |
| IBM041814PQKB | 64K X 18 BURST SRAM(1M（64K X 18）高性能同步可猝發(fā)CMOS靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM038329NQ6A-7R5 | 制造商:IBM 功能描述: |
| IBM041812PQKB10 | 制造商:IBM 功能描述:* |
| IBM041812PQKB11 | 制造商:IBM 功能描述:* |
| IBM041813PQKB5 | 制造商:IBM 功能描述: |
| IBM0418A4ACLAA-4F | 制造商:IBM 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。