參數(shù)資料
型號(hào): HYB18T256324F-22
廠商: INFINEON TECHNOLOGIES AG
英文描述: 256-Mbit GDDR3 DRAM [600MHz]
中文描述: 256兆GDDR3顯示內(nèi)存[600MHz的]
文件頁數(shù): 53/80頁
文件大?。?/td> 2026K
代理商: HYB18T256324F-22
HYB18T256324F–[16/20/22]
256-Mbit DDR SGRAM
Functional Description
Data Sheet
53
Rev. 1.11, 04-2005
10292004-DOXT-FS0U
3.8.5
Read followed by Write
Figure 36
Read followed by Write
1. Shown with nominal
t
AC
,
t
DQSQ
and
t
DQSS
2. RDQS will start driving high 1/2 cycle prior to the first falling edge and stop 1/2 cycle after the last rising edge
of RDQS
3. The DQ terminations are switched off 1 cycle before the first Read Data and on again 1 cycle after the last
Read data
4. WDQS can only transition when data is applied at the chip input and during pre- and postambles
5. The Write command may be either on the same bank or on another bank
#,+
#,+
#OM
!DDR
$ONgT #ARE
2$
$%3
$%3
$%3
$ %3
" #R
$%3
$%3
2$
$%3
$%3
$%3
$ %3
" #R
$%3
$%3
$%3
#!3 LATENCY
T
24 7
7RITE LATENCY
7$13
2$13
$1
#!3 LATENCY
T
24 7
7RITE LATENCY
7$13
2$13
$1
$ R
$ R
$ R
$ R
$%3
72
" #W
$ W
$ W
$ W
$ W
$ R
$ R
$ R
$ R
$ W
$ W
$ W
$%3
" #W
72
$XR
$XW
2%!$ $A TA FROM " #
72)4% $A TA FROM " #
#OM
!DDR
#OMMAND
!DDRESS " #
" #W
2$
72
$%3
"ANK #OLUMN ADDRESS FOR 72 4%
2%!$
72)4%
$ESELECT
" #R
"ANK #O LUMN ADDRESS FOR 2%!$
$1S 4ERMINATIONS OFF
2$13 .OT DRIVEN
$%3
$%3
$%3
$%3
$%3
相關(guān)PDF資料
PDF描述
HYB18T256400AFL-3 256 Mbi t DDR2 SDRAM
HYB18T256160A-3S 256 Mbi t DDR2 SDRAM
HYB18T256800AFL-3 256 Mbi t DDR2 SDRAM
HYB18T256400AFL-37 256 Mbi t DDR2 SDRAM
HYB18T256800AFL-37 256 Mbi t DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB18T256400AF-3.7 制造商:Infineon Technologies AG 功能描述:64M X 4 DDR DRAM, 0.5 ns, PBGA60
HYB18T256400AF-5 制造商:Infineon Technologies AG 功能描述:SDRAM, DDR, 64M x 4, 60 Pin, Plastic, BGA
HYB18T256800AF-5 制造商:Infineon Technologies AG 功能描述:
HYB18T512161BF-25 制造商:Qimonda 功能描述:SDRAM, DDR, 32M x 16, 84 Pin, Plastic, BGA
HYB18T512400AF-5 制造商:Intersil Corporation 功能描述:SDRAM, DDR, 128M x 4, 60 Pin, Plastic, BGA