- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296194 > HMT351V7BFR8C-H9 (HYNIX SEMICONDUCTOR INC) DDR DRAM MODULE, DMA240 PDF資料下載
參數(shù)資料
| 型號(hào)： | HMT351V7BFR8C-H9 |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | DRAM |
| 英文描述： | DDR DRAM MODULE, DMA240 |
| 封裝： | ROHS COMPLIANT, DIMM-240 |
| 文件頁數(shù)： | 47/61頁 |
| 文件大?。?/td> | 1050K |
| 代理商： | HMT351V7BFR8C-H9 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
Rev. 0.1 / Feb. 2010
51
Table 7 - IDD4R and IDDQ4R Measurement-Loop Patterna)
a) DM must be driven LOW all the time. DQS, DQS are used according to RD Commands, otherwise MID-LEVEL.
b) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are MID-LEVEL.
Table 8 - IDD4W Measurement-Loop Patterna)
a) DM must be driven LOW all the time. DQS, DQS are used according to WR Commands, otherwise MID-LEVEL.
b) Burst Sequence driven on each DQ signal by Write Command. Outside burst operation, DQ signals are MID-LEVEL.
CK,
CK
CKE
Sub
-Loop
Cy
cle
Number
Command
CS
RAS
CAS
WE
OD
T
BA[
2
:0]
A[1
5
:1
1]
A[1
0
]
A
[9:7]
A
[6:3]
A[2
:0]
Datab)
toggling
Sta
tic
Hi
gh
0
RD
0
1
0
1
0
00
0
00000000
1D
1
0
00
0
-
2,3
D,D
11
1
0
00
0
-
4
RD
0
1
0
1
0
00
0
F
0
00110011
5D
1
0
00
0
F
0
-
6,7
D,D
11
1
0
00
0
F
0
-
1
8-15
repeat Sub-Loop 0, but BA[2:0] = 1
2
16-23
repeat Sub-Loop 0, but BA[2:0] = 2
3
24-31
repeat Sub-Loop 0, but BA[2:0] = 3
4
32-39
repeat Sub-Loop 0, but BA[2:0] = 4
5
40-47
repeat Sub-Loop 0, but BA[2:0] = 5
6
48-55
repeat Sub-Loop 0, but BA[2:0] = 6
7
56-63
repeat Sub-Loop 0, but BA[2:0] = 7
CK,
CK
CKE
Su
b
-Lo
op
Cycle
Nu
mb
er
Command
CS
RAS
CAS
WE
ODT
BA[2:0]
A[1
5
:1
1]
A[10]
A[9:7]
A[6:3]
A[2
:0]
Datab)
toggling
Sta
tic
Hi
gh
0
WR
0
1
0
1
0
00
0
00000000
1D
1
0
1
0
00
0
-
2,3
D,D
11
1
0
00
0
-
4
WR
0
1
0
1
0
00
0
F
0
00110011
5D
1
0
1
0
00
0
F
0
-
6,7
D,D
11
1
0
00
0
F
0
-
1
8-15
repeat Sub-Loop 0, but BA[2:0] = 1
2
16-23
repeat Sub-Loop 0, but BA[2:0] = 2
3
24-31
repeat Sub-Loop 0, but BA[2:0] = 3
4
32-39
repeat Sub-Loop 0, but BA[2:0] = 4
5
40-47
repeat Sub-Loop 0, but BA[2:0] = 5
6
48-55
repeat Sub-Loop 0, but BA[2:0] = 6
7
56-63
repeat Sub-Loop 0, but BA[2:0] = 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HN4400 | NPN EXPITAXIAL SILICON TRANSISTOR |
| HN5400 | PNP Silicon Expitaxial Planar Transistor for general purpose, high voltage amplifier applications |
| HN5401 | PNP Silicon Expitaxial Planar Transistor for general purpose, high voltage amplifier applications |
| HN546 | NPN Silicon Epitaxial Planar Transistor |
| HN547 | NPN Silicon Epitaxial Planar Transistor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMT351V7BMR4C-G7 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:240pin DDR3 SDRAM VLP Registered DIMM |
| HMT351V7BMR4C-H9 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:240pin DDR3 SDRAM VLP Registered DIMM |
| HMT351V7BMR8C-G7 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:240pin DDR3 SDRAM VLP Registered DIMM |
| HMT351V7BMR8C-H9 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:240pin DDR3 SDRAM VLP Registered DIMM |
| HMT351V7CFR4A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DDR3L SDRAM VLP Registered DIMM Based on 2Gb C-die |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。