F
4
www.fairchildsemi.com
FM93C86A Rev. A
Absolute Maximum Ratings
(Note 1)
Ambient Storage Temperature
All Input or Output Voltage
with Respect to Ground
Lead Temperature (Soldering, 10 sec.)
ESD Rating
DC and AC Electrical Characteristics
V
CC
= 2.7V to 5.5V unless otherwise specified
–
65
°
C to +150
°
C
+6.5V to -0.3V
+300
°
C
2000V
Operating Range
Ambient Operating Temperature
FM93C86AL/LZ
FM93C86ALE/LZE
FM93C86ALV/LZV
Power Supply (V
CC
)
0
°
C to +70
°
C
-40
°
C to +85
°
C
-40
°
C to +125
°
C
2.7V to 5.5V
AC Test Conditions
V
CC
Range
V
/V
Input Levels
.03V/1.8V
V
/V
V
/V
Timing Level
0.8V/1.5V
I
OL
/I
OH
Timing Level
1.0V
2.7V
≤
V
≤
5.5V
(Extended Voltage Levels)
4.5V
≤
V
≤
5.5V
(TTL Levels)
±
10
μ
A
0.4V/2.4V
1.0V/2.0V
0.4V/2.4V
2.1mA/-0.4mA
Output Load: 1 TTL Gate (C
L
= 100 pF)
Capacitance
T
A
= 25
°
C, f = 1 MHz
Symbol
Test
Typ
Max
Units
C
OUT
C
IN
Output Capacitance
Input Capacitance
5
5
pF
pF
Note 1
:
damage to the device. This is a stress rating only and functional operation of the device at these or any
other conditions above those indicated in the operational sections of the specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Stress above those listed under
“
Absolute Maximum Ratings
”
may cause permanent
Note 2
:
Typical leakage values are in the 20 nA range.
The ORG pin may draw > 1
μ
A when in the x8 mode ude to an internal pull-up transistor.
Note 3
:
Note 4
:
Maximum SK clock speed (minimum SK period) is determined by the interaction of several AC
parameters stated in the datasheet. Within this SK period, both t
SKH
and t
limits must be observed.
Therefore, it is not allowable to set 1/f
SK
= t
SKHminimum
+ t
SKLminimum
for shorter SK cycle time operation.
Note 5
:
CS (Chip Select) must be brought low (to V
) for an interval of t
in order to reset all
internal device registers (device reset) prior to beginning another opcode cycle. (This is shown in
the opcode diagrams in the following pages.)
The shortest allowable SK clock period = 1/f
(as shown under the f
f
parameter).
Symbol
Parameter
Part Number
Conditions
Min.
Max.
Units
I
CCA
I
CCS
Operating Current
Standby Current
L
LZ
Input Leakage
Input Leakage
ORG Pin
CS = V
IH
, SK = 250KHz
CS = V
IL
1
mA
10
1
±
1
1
2.5
±
1
μ
A
μ
A
μ
A
μ
A
I
IL
I
ILO
V
IN
= 0V to V
CC
(Note 2)
ORG tied to V
CC
ORG tied to V
SS
(Note 3)
V
IN
= 0V to V
CC
-1
-2.5
I
OL
V
IL
V
IH
V
OL
V
OH
f
SK
t
SKH
t
SKL
t
SKS
Output Leakage
μ
A
V
Input Low Voltage
Input High Voltage
-0.1
0.8 V
CC
0.15 V
CC
V
CC
+1
0.1 V
CC
Output Low Voltage
Output High Voltage
I
OL
= 10
μ
A
I
OH
= -10
μ
A
(Note 4)
V
V
0.9 V
CC
0
SK Clock Frequency
250
KHz
μ
s
μ
s
μ
s
SK High Time
1
SK Low Time
1
SK Setup Time
SK must be at V
for
t
SKS
before CS goes high
(Note 5)
0.2
t
CS
Minimum CS
Low Time
CS Setup Time
1
μ
s
t
CSS
t
DH
t
DIS
t
CSH
t
DIH
t
PD
t
SV
t
DF
t
WP
0.2
μ
s
ns
μ
s
ns
μ
s
μ
s
μ
s
μ
s
ms
DO Hold Time
70
DI Setup Time
0.4
CS Hold Time
0
DI Hold Time
0.4
Output Delay
2
CS to Status Valid
CS to DO in Hi-Z
Write Cycle Time
1
CS = V
IL
0.4
15