- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370212 > FMMT560A PDF資料下載
參數(shù)資料
| 型號： | FMMT560A |
| 文件頁數(shù)： | 36/247頁 |
| 文件大?。?/td> | 2493K |
| 代理商： | FMMT560A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁
5
www.fairchildsemi.com
FM93C46A Rev. A
F
MICROWIRE I/O Pin Description
Chip Select (CS):
This pin enables and disables the MICROWIRE device and
performs 3 general functions:
1. When in the low state, the MICROWIRE device is disabled
and the output tri-stated (high impedance). If this pin is
brought high (rising edge active), all internal registers are
reset and the device is enabled, allowing MICROWIRE
communication via DI/DO pins. To restate, the CS pin must
be held high during all device communication and opcode
functions. If the CS pin is brought low, all functions will be
disabled and reset when CS is brought high again. The
exception to this is when a programming cycle is initiated
(see 2 and 3). Again, all activity on the CS, DI and DO pins
is ignored until CS is brought high.
2. After entering all required opcode and address data, bringing
CS low initiates the (asynchronous) programming cycle.
3. When programming is in progress, the Data-Out pin will
display the programming status as either BUSY (DO low) or
READY (DO high) when CS is brought high. (Again, the
output will be tri-stated when CS is low.) To restate, during
programming, the CS pin may be brought high and low any
number of times to view the programming status without
affect the programming operation. Once programming is
completed (Output in READY state), the output is 'cleared'
(returned to normal tri-state condition) by clocking in a Start
Bit. After the Start Bit is clocked in, the output will return to a
tri-stated condition. When clocked in, this Start Bit can be the
first bit in a command string, or CS can be brought low again
to reset all internal circuits.
Serial Clock (SK):
This pin is the clock input (rising edge active) for clocking in all
opcodes and data on the DI pin and clocking out all data on the DO
pin. However, this pin has no effect on the asynchronous program-
ming cycle (see the CS pin section) as the BUSY/READY status
is a function of the CS pin only.
Data-In (DI):
All serial communication
into
the device is performed using this
input pin (rising edge active). In order to avoid false Start Bits, or
related issues, it is advised to keep the DI pin in the low state
unless actually clocking in data bits (Start Bit, Opcode, Address or
incoming data bits to be programmed). Please note that the first
'1' clocked into the device (after CS is brought high) is seen as a
Start Bit and the beginning of a serial command string, so caution
must be observed when bringing CS high.
Data-Out (DO):
All serial communication
out of
the device, Read Data ( during
normal reads) as well as READY/BUSY status indication ( during
programming ) are performed using this output pin. Note that,
during READ operations, the EEPROM device starts to drive the
DO output pin "active" after the last address bit (A0) is clocked in.
Hence in applications where 3-wire configuration is required (
where DI and DO pins are tied together ) caution must be observed
for correct operation. Please refer AN-758 for further information.
Organization (ORG):
This pin controls the device architecture (8-bit data word vs. 16-bit
data word). If the ORG pin is brought to V
CC
, the device is
configured with a 16-bit data word and if the ORG pin is brought
to V
(Ground), the device is configured with an 8-bit data word.
If the ORG pin is left floating, the device will default to a 16-bit data
word.
Instruction Set for the FM93C46A
ORG
Pin
Logic
Memory
Configuration
# of Address Bits
0
128 x 8
7 Bits
1
64 x 16
6 Bits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMMT92CSM | General Purpose PNP Transistor In a Hermetically Sealed Ceramic Surface Mount Package(通用PNP晶體管( 陶瓷表貼封裝)) |
| FMMT92CSM | GENERAL PURPOSE PNP TRANSISTOR IN A HERMETICALLY SEALED CERAMIC SURFACE MOUNT PACKAGE |
| FMN1.1 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | CHIP |
| FMN1.2 | TRANSISTOR | MOSFET | N-CHANNEL | 33V V(BR)DSS | CHIP |
| FMN35.3 | TRANSISTOR | MOSFET | N-CHANNEL | 33V V(BR)DSS | CHIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMMT560TA | 功能描述:兩極晶體管 - BJT PNP High V 500V RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| FMMT560TC | 功能描述:兩極晶體管 - BJT PNP HighV 500V RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
| FMMT576 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| FMMT589 | 制造商:Diodes Incorporated 功能描述:TRANSISTOR PNP SOT-23 |
| FMMT589 | 制造商:Diodes Incorporated 功能描述:TRANSISTOR PNP SOT-23 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。