
Index
élanSC520 Microcontroller Register Set Manual
Index-21
TMRIN0 signal
Function Select bit field, 20-7
in GPTMR0CNT register, 14-6
in GPTMR0CTL register, 14-4, 14-5
TMRIN1 signal
Function Select bit field, 20-7
in GPTMR1CNT register, 14-12
in GPTMR1CTL register, 14-10, 14-11
TMROUT0 signal
Function Select bit field, 20-7
in GPTMR0CTL register, 14-3, 14-5
TMROUT1 signal
Function Select bit field, 20-7
in GPTMR1CTL register, 14-9, 14-11
Trailing Edge Ring Indicator bit field, 18-23
Transaction Complete Interrupt Enable bit field, 19-2
Transfer Mode bit field
in MSTDMAMODE register, 11-91
in SLDMAMODE register, 11-55
Transmit Holding Register (16450-Compatible Mode) or
Transmitter FIFO (16550-Compatible Mode)
Empty bit field, 18-21
Transmit/Receive Word Length Select bit field, 18-18
Transmitter Empty Indicator bit field, 18-21
Transmitter FIFO Clear bit field
in UARTxFCR register, 18-15
in UARTxFCRSHAD register, 18-5
TRNMOD bit field
in MSTDMAMODE register, 11-91
in SLDMAMODE register, 11-55
Tx_INT_STA bit field
in GPTMRSTA register, 14-2
txdackx internal signal, 11-8
TXDRQx Channel Mapping bit field, 11-8
txdrqx internal signal, 11-8, 18-5, 18-15
TXDRQx_CHSEL bit field, 11-8
TXTC_DET bit field, 18-4
TXTC_ENB bit field, 18-3
U
UART x
Baud Clock Divisor Latch bit field
in UARTxBCDH register, 18-10
in UARTxBCDL register, 18-9
Baud Clock Divisor Latch LSB register, 18-9
Baud Clock Divisor Latch MSB register, 18-10
Clock Source Enable bit field, 18-3
direct-mapped registers (table), 18-1
Disable bit field, 2-3
FIFO Control register, 18-15
FIFO Control Shadow register, 18-5
General Control register, 18-3
General Status register, 18-4
Interrupt Enable register, 18-11
Interrupt ID register, 18-12
interrupt identification and priority (table), 18-13
Interrupt Mapping register, 12-21
interrupt programming summary (table), 18-14
Line Control register, 18-17
Line Status register, 18-21
MMCR registers (table), 18-1
Modem Control register, 18-19
Modem Status register, 18-23
Receive Buffer bit field, 18-8
Receive Buffer register, 18-8
Receive TC Detected bit field, 18-4
Receive TC Interrupt Enable bit field, 18-3
Scratch Pad register, 18-25
Transmit Holding register, 18-7
Transmit Holding Register bit field, 18-7
Transmit TC Detected bit field, 18-4
Transmit TC Interrupt Enable bit field, 18-3
UART1BCDH register, 18-10
UART1BCDL register, 18-9
UART1CTL register, 18-3
UART1FCR register, 18-15
UART1FCRSHAD register, 18-5
UART1INTENB register, 18-11
UART1INTID register, 18-12
UART1LCR register, 18-17
UART1LSR register, 18-21
UART1MAP register, 12-21
UART1MCR register, 18-19
UART1MSR register, 18-23
UART1RBR register, 18-8
UART1SCRATCH register, 18-25
UART1STA register, 18-4
UART1THR register, 18-7
UART2BCDH register, 18-10
UART2BCDL register, 18-9
UART2CTL register, 18-3
UART2FCR register, 18-15
UART2FCRSHAD register, 18-5
UART2INTENB register, 18-11
UART2INTID register, 18-12
UART2LCR register, 18-17
UART2LSR register, 18-21
UART2MAP register, 12-21
UART2MCR register, 18-19
UART2MSR register, 18-23
UART2RBR register, 18-8
UART2SCRATCH register, 18-25
UART2STA register, 18-4
UART2THR register, 18-7
UARTx_DIS bit field, 2-3