
Index
élanSC520 Microcontroller Register Set Manual
Index-11
Initialization Control Word 4 bit field
in MPICICW1 register, 12-27
in S1PICICW1 register, 12-52
in S2PICICW1 register, 12-40
instruction set, xvi
INT_ENB bit field
in GPTMR0CTL register, 14-4
in GPTMR1CTL register, 14-10
in GPTMR2CTL register, 14-16
INT_FLG bit field, 17-18
INT_ID bit field, 18-13
INT_MAP bit field, 12-22
INT_NOT_PND bit field, 18-13
Internal dackx Sense bit field
in MSTDMACTL register, 11-87
in SLDMACTL register, 11-51
Internal drqx Sense bit field
in MSTDMACTL register, 11-87
in SLDMACTL register, 11-51
Internal Oscillator Control Bits bit field, 17-14
Interrupt Control register, 12-4
Interrupt Enable for Channel x bit field, 11-24
Interrupt Identification Bit Field bit field, 18-13
Interrupt Mapping bit field, 12-22
Interrupt Pin Polarity register, 12-15
Interrupt Request EOI and Priority Rotation Controls bit
field
in MPICOCW2 register, 12-28
in S1PICOCW2 register, 12-53
in S2PICOCW2 register, 12-41
Interrupt Request Flag bit field
in RTCSTAC register, 17-18
in WDTMRCTL register, 16-2
Interrupt Request x bit field
in MPICIR register, 12-24
in S1PICIR register, 12-49
in S2PICIR register, 12-37
Interrupt Request x In-Service bit field
in MPICISR register, 12-25
in S1PICISR register, 12-50
in S2PICISR register, 12-38
INTPINPOL register, 12-15
INTx signal, 12-15
INTx_POL bit field, 12-15
IO_ENB bit field, 6-21
IO_HOLE_DEST bit field, 2-2
IOCHCK bit field, 13-13
IRQ_FLG bit field, 16-2
IRx bit field
in MPICIR register, 12-24
in S1PICIR register, 12-49
in S2PICIR register, 12-37
IRx Mask bit field
in MPICINTMSK register, 12-36
in S1PICINTMSK register, 12-60
in S2PICINTMSK register, 12-48
IS_OCW3 bit field
in MPICOCW2 register, 12-28
in MPICOCW3 register, 12-30
in S1PICOCW2 register, 12-53
in S1PICOCW3 register, 12-55
in S2PICOCW2 register, 12-41
in S2PICOCW3 register, 12-43
ISx bit field
in MPICISR register, 12-25
in S1PICISR register, 12-50
in S2PICISR register, 12-38
L
Latch Count (Low True) bit field, 13-11
Latch Status (Low True) bit field, 13-11
LCNT bit field, 13-11
Level-Triggered Interrupt Mode bit field
in MPICICW1 register, 12-26
in S1PICICW1 register, 12-51
in S2PICICW1 register, 12-39
literature support, iii
LOOP bit field, 18-19
Loopback Mode (Diagnostic Mode) Enable bit field,
18-19
Lower 16 Bits of DMA Channel x Memory Address bit
field
in GPDMA0MAR register, 11-42
in GPDMA1MAR register, 11-44
in GPDMA2MAR register, 11-46
in GPDMA3MAR register, 11-48
in GPDMA5MAR register, 11-80
in GPDMA6MAR register, 11-82
in GPDMA7MAR register, 11-84
LS bit field
in MPICOCW2 register, 12-28
in S1PICOCW2 register, 12-54
in S2PICOCW2 register, 12-41
LSTAT bit field, 13-11
LTIM bit field
in MPICICW1 register, 12-26
in S1PICICW1 register, 12-51
in S2PICICW1 register, 12-39
M
M/S bit field
in MPICICW4 register, 12-35
in S1PICICW4 register, 12-59
in S2PICICW4 register, 12-47