
Index
Index-12
élanSC520 Microcontroller Register Set Manual
M_AD_IRQ_ID bit field, 6-14
M_CMD_IRQ_ID bit field, 6-12
M_DPER_IRQ_ENB bit field, 6-10
M_DPER_IRQ_SEL bit field, 6-10
M_DPER_IRQ_STA bit field, 6-13
M_GINT_MODE bit field, 12-5
M_MABRT_IRQ_ENB bit field, 6-10
M_MABRT_IRQ_SEL bit field, 6-9
M_MABRT_IRQ_STA bit field, 6-13
M_RETRY_TO bit field, 6-24
M_RPER_IRQ_ENB bit field, 6-10
M_RPER_IRQ_SEL bit field, 6-10
M_RPER_IRQ_STA bit field, 6-13
M_RTRTO_IRQ_ENB bit field, 6-10
M_RTRTO_IRQ_SEL bit field, 6-9
M_RTRTO_IRQ_STA bit field, 6-13
M_SERR_IRQ_ENB bit field, 6-10
M_SERR_IRQ_SEL bit field, 6-9
M_SERR_IRQ_STA bit field, 6-13
M_TABRT_IRQ_ENB bit field, 6-10
M_TABRT_IRQ_SEL bit field, 6-9
M_TABRT_IRQ_STA bit field, 6-13
M_WPOST_ENB bit field, 6-4
MA_DRIVE bit field, 20-11
Major Stepping Level bit field, 4-2
MAJORSTEP bit field, 4-2
Master Abort Interrupt
Enable bit field, 6-10
Select bit field, 6-9
Status bit field, 6-13
Master Address Interrupt Identification bit field, 6-14
Master Command Interrupt Identification bit field, 6-12
Master Controller Write Posting Enable bit field, 6-4
Master Detected Parity Error Interrupt
Enable bit field, 6-10
Select bit field, 6-10
Status bit field, 6-13
Master DMA. See alsoDMA, GP-DMA, Slave DMA.
Master DMA Channel 4
Memory Address register, 11-78
Transfer Count register, 11-79
Master DMA Channel 4–7
Control register, 11-87
Mask register, 11-90
Mode register, 11-91
Status register, 11-86
Master DMA Channel 5
Memory Address register, 11-80
Page register, 11-73
Transfer Count register, 11-81
Master DMA Channel 6
Memory Address register, 11-82
Page register, 11-71
Transfer Count register, 11-83
Master DMA Channel 7
Memory Address register, 11-84
Page register, 11-72
Transfer Count register, 11-85
Master DMA Clear Byte Pointer register, 11-93
Master DMA Controller Reset register, 11-94
Master DMA Controller Temporary register, 11-95
Master DMA General Mask register, 11-97
Master DMA Mask Reset register, 11-96
Master Enable bit field, 6-21
Master NMI Enable bit field, 12-4
Master PIC
Channel x Interrupt Mode bit field, 12-6, 12-7
Global Interrupt Mode Enable bit field, 12-5
I/O Port 0020h access summary (table), 12-27
Initialization Control Word 1 register, 12-26
Initialization Control Word 2 register, 12-32
Initialization Control Word 3 register, 12-33
Initialization Control Word 4 register, 12-35
In-Service register, 12-25
Interrupt Mask register, 12-36
Interrupt Mode register, 12-6
Interrupt Request register, 12-24
Operation Control Word 2 register, 12-28
Operation Control Word 3 register, 12-30
Master Received Parity Error Interrupt
Enable bit field, 6-10
Select bit field, 6-10
Status bit field, 6-13
Master Retry Time-Out Interrupt
Enable bit field, 6-10
Select bit field, 6-9
Status bit field, 6-13
Master Retry Time-Out register, 6-24
Master Software DRQ(n) Request register, 11-89
Master System Error Interrupt
Enable bit field, 6-10
Select bit field, 6-9
Status bit field, 6-13
Master Target Abort Interrupt
Enable bit field, 6-10
Select bit field, 6-9
Status bit field, 6-13
MASTR_CBP bit field, 11-93
MASTR_MSK_RST bit field, 11-96
MASTR_RST bit field, 11-94
MASTR_TMP bit field, 11-95
MATCH bit field, 2-10