
Index
Index-16
élanSC520 Microcontroller Register Set Manual
programmable interrupt controller
direct-mapped registers (table), 12-2
MMCR registers (table), 12-1
programmable interval timer direct-mapped registers
(table), 13-1
Programmable Reset Enable bit field, 3-3
PSC_SEL bit field
in GPTMR0CTL register, 14-5
in GPTMR1CTL register, 14-11
PWRGOOD signal
in BOOTCSCTL register, 9-2
in RESCFG register, 3-4
in RESSTA register, 3-6
in SYSINFO register, 3-2
PWRGOOD_DET bit field, 3-6
R
R bit in R_SL_EOI bit field, 12-28, 12-41, 12-53
R_MST_ABT bit field, 6-20
R_SL_EOI bit field
in MPICOCW2 register, 12-28
in S1PICOCW2 register, 12-53
in S2PICOCW2 register, 12-41
R_TGT_ABT bit field, 6-20
RAB_ENB bit field, 8-2
RAS_CAS_DLY bit field, 7-4
RAS_PCHG_DLY bit field, 7-4
Rate Selection bit field, 17-15
RATE_SEL bit field, 17-15
RBR bit field, 18-8
Read or Write the PIOx Pin bit field
in PIODATA15_0 register, 20-16, 20-17
in PIODATA31_16 register, 20-18, 20-19
Read-Ahead Feature Enable bit field, 8-2
Read-back Command bit field, 13-11
real-time clock
direct-mapped registers (table), 17-1
indexed registers (table), 1-11, 17-1
Received Master Abort bit field, 6-20
Received Target Abort bit field, 6-20
Receiver FIFO Clear bit field
in UARTxFCR register, 18-15
in UARTxFCRSHAD register, 18-5
Receiver FIFO Register Trigger Bits bit field
in UARTxFCR register, 18-15
in UARTxFCRSHAD register, 18-5
Refresh Enable bit field, 7-2
Region Size/Start Address bit field, 2-8
Register Number bit field, 6-16
REGISTER_NUM bit field, 6-16
REQDMA bit field
in MSTDMASWREQ register, 11-89
in SLDMASWREQ register, 11-53
REQSEL bit field
in MSTDMASWREQ register, 11-89
in SLDMASWREQ register, 11-53
Request To Send bit field, 18-20
REQx signal, 5-4, 5-5, 5-7
REQx_ENB bit field, 5-4, 5-5
RESCFG register, 3-3
Reset Configuration register, 3-3
reset generation
direct-mapped registers (table), 3-1
MMCR registers (table), 3-1
reset sources (table), 3-6
Reset Latched Input Data bit field, 3-2
Reset Status register, 3-5
RESSTA register, 3-5
REV_ID bit field, 6-22
REVID register, 4-2
Revision I.D. bit field, 6-22
RF_CLR bit field
in UARTxFCR register, 18-15
in UARTxFCRSHAD register, 18-5
RFD bit field, 13-13
RFRT bit field
in UARTxFCR register, 18-15
in UARTxFCRSHAD register, 18-5
RFSH_ENB bit field, 7-2
RFSH_SPD bit field, 7-2
RI bit field, 18-23
RIN2 Function Select bit field, 20-5
Ring Indicator bit field, 18-23
RINx signal, 18-19, 18-23, 20-5
ROM controller MMCR registers (table), 9-1
ROMCS1CTL register, 9-4
ROMCS2CTL register, 9-6
ROMCSx signal
Function Select bit field, 20-7, 20-8
in PARx registers, 2-6
in ROMCS1CTL register, 9-4
in ROMCS2CTL register, 9-6
RR_RIS bit field
in MPICOCW3 register, 12-30
in S1PICOCW3 register, 12-55
in S2PICOCW3 register, 12-43
RST signal
in HBCTL register, 6-3
reset sources, 3-6
RST_LD bit field, 3-2
RSTLDx signal, 3-2