參數(shù)資料
型號(hào): EDI416S4030A10SI
英文描述: 1Mx 16 Bits x 4 Banks Synchronous DRAM(100MHz,1M x 16 位 x 4 組同步動(dòng)態(tài)RAM)
中文描述: 1Mx 16位× 4個(gè)銀行同步DRAM(100MHz的,100萬× 16位× 4個(gè)組同步動(dòng)態(tài)RAM)的
文件頁數(shù): 7/26頁
文件大小: 353K
代理商: EDI416S4030A10SI
15
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
EDI416S4030A
June 2000 Rev. 0
FIG. 6 PAGE READ CYCLE AT DIFFERENT BANK @ BURST LENGTH=4
RAS
CAS
ADDR
BA
DQM
A10/AP
CKE
CLOCK
CE
CAc
CBd
CAe
RBb
CAa
RAa
CL = 2
DQ
Read
(A-Bank)
Read
(A-Bank)
Read
(B-Bank)
Row Active
(B-Bank)
Read
(B-Bank)
Precharge
(A-Bank)
Read
(A-Bank)
Row Active
(A-Bank)
WE
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
HIGH
RAa
QAa2
QAa3
QBb0
QBb1
QBb2
QBb3
QAc0
QAc1
QBd0
QBd1 QAe0
QAe1
CL = 3
QAa2
QAa3
QAa0
QAa1
QAa0
QAa1
QBb0
QBb1
QBb3
QBb2
QAc0
QAc1
QBd0 QBd1
QAe0
QAe1
DON'T CARE
CBb
Note 2
Note 1
RBb
NOTES:
1. CE can be don't cared when RAS, CAS and WE are high at the clock high going edge.
2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.
相關(guān)PDF資料
PDF描述
EDI416S4030A12SI 1Mx 16 Bits x 4 Banks Synchronous DRAM(83MHz,1M x 16 位 x 4 組同步動(dòng)態(tài)RAM)
EDI441024C70FC 64kx8 EEPROM CMOS, MIL-STD-883, 250ns; Temperature Range: -55°C to 125°C; Package: LCC
EDI441024C70FI x4 Fast Page Mode DRAM
EDI441024C70FM x4 Fast Page Mode DRAM
EDI441024C70LZB x4 Fast Page Mode DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDI416S4030A12SI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1Mx16 Bits x 4 Banks Synchronous DRAM
EDI416S4030A-SI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial SDRAM
EDI441024C100BB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM
EDI441024C100BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM
EDI441024C100BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM