- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97877 > EDI416S4030A10SI 1Mx 16 Bits x 4 Banks Synchronous DRAM(100MHz,1M x 16 位 x 4 組同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | EDI416S4030A10SI |
| 英文描述： | 1Mx 16 Bits x 4 Banks Synchronous DRAM(100MHz,1M x 16 位 x 4 組同步動態(tài)RAM) |
| 中文描述： | 1Mx 16位× 4個銀行同步DRAM（100MHz的，100萬× 16位× 4個組同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 26/26頁 |
| 文件大小： | 353K |
| 代理商： | EDI416S4030A10SI |
9
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
EDI416S4030A
June 2000 Rev. 0
CURRENT STATE TRUTH TABLE (cont.)
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
4
Write with
L
H
BA
Row Address
Bank Activate
ILLEGAL
4
Auto Precharge
L
H
L
BA
Column
Write
ILLEGAL
L
H
L
H
BA
Column
Read
ILLEGAL
L
H
L
X
Burst Termination
ILLEGAL
L
H
X
No Operation
Continue the Burst
H
X
Device Deselect
Continue the Burst
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
No Operation; Bank(s) idle after tRP
L
H
BA
Row Address
Bank Activate
ILLEGAL
4
Precharging
L
H
L
BA
Column
Write
ILLEGAL
4
L
H
L
H
BA
Column
Read
ILLEGAL
4
L
H
L
X
Burst Termination
No Operation; Bank(s) idle after tRP
L
H
X
No Operation
No Operation; Bank(s) idle after tRP
H
X
Device Deselect
No Operation; Bank(s) idle after tRP
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
4
L
H
BA
Row Address
Bank Activate
ILLEGAL
4,10
Row Activating
L
H
L
BA
Column
Write
ILLEGAL
4
L
H
L
H
BA
Column
Read
ILLEGAL
4
L
H
L
X
Burst Termination
No Operation; Row active after tRCD
L
H
X
No Operation
No Operation; Row active after tRCD
H
X
Device Deselect
No Operation; Row active after tRCD
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
4
L
H
BA
Row Address
Bank Activate
ILLEGAL
4
Write Recovering
L
H
L
BA
Column
Write
Start Write; Determine if Auto Precharge
9
L
H
L
H
BA
Column
Read
Start Read; Determine if Auto Precharge
9
L
H
L
X
Burst Termination
No Operation; Row active after tDPL
L
H
X
No Operation
No Operation; Row active after tDPL
H
X
Device Deselect
No Operation; Row active after tDPL
L
OP Code
Mode Register Set
ILLEGAL
L
H
X
Auto orSelf Refresh
ILLEGAL
L
H
L
X
Precharge
ILLEGAL
4
Write Recovering
L
H
BA
Row Address
Bank Activate
ILLEGAL
4
with Auto
L
H
L
BA
Column
Write
ILLEGAL
4,9
Precharge
L
H
L
H
BA
Column
Read
ILLEGAL
4,9
L
H
L
X
Burst Termination
No Operation; Precharge after tDPL
L
H
X
No Operation
No Operation; Precharge after tDPL
H
X
Device Deselect
No Operation; Precharge after tDPL
Current State
Command
Action
Notes
CE
RAS
CAS
WE
BA
A11,
Description
A10/AP-A0
相關PDF資料 |
PDF描述 |
|---|---|
| EDI416S4030A12SI | 1Mx 16 Bits x 4 Banks Synchronous DRAM(83MHz,1M x 16 位 x 4 組同步動態(tài)RAM) |
| EDI441024C70FC | 64kx8 EEPROM CMOS, MIL-STD-883, 250ns; Temperature Range: -55°C to 125°C; Package: LCC |
| EDI441024C70FI | x4 Fast Page Mode DRAM |
| EDI441024C70FM | x4 Fast Page Mode DRAM |
| EDI441024C70LZB | x4 Fast Page Mode DRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EDI416S4030A12SI | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1Mx16 Bits x 4 Banks Synchronous DRAM |
| EDI416S4030A-SI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial SDRAM |
| EDI441024C100BB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM |
| EDI441024C100BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM |
| EDI441024C100BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。