參數(shù)資料
型號: EDI416S4030A10SI
英文描述: 1Mx 16 Bits x 4 Banks Synchronous DRAM(100MHz,1M x 16 位 x 4 組同步動態(tài)RAM)
中文描述: 1Mx 16位× 4個銀行同步DRAM(100MHz的,100萬× 16位× 4個組同步動態(tài)RAM)的
文件頁數(shù): 6/26頁
文件大?。?/td> 353K
代理商: EDI416S4030A10SI
14
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
EDI416S4030A
June 2000 Rev. 0
FIG. 5 PAGE READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH=4
RAS
CAS
ADDR
BA
DQM
A10/AP
CKE
CLOCK
CE
Cc0
Cd0
Ca0
Ra
CL = 2
DQ
Write
(A-Bank)
Write
(A-Bank)
Read
(A-Bank)
Precharge
(A-Bank)
Read
(A-Bank)
Row Active
(A-Bank)
WE
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
HIGH
tRCD
Ra
Qa0
tRDL
tCDL
Qa1
Qb0
Qb1
Qb2
Dc0
Dc1
Dd0
Dd1
CL = 3
Qa0
Qa1
Qb0
Qb1
Dc0
Dc1
Dd0
Dd1
DON'T CARE
Cb0
Note 2
Note 3
Note 1
NOTES:
1. To write data before burst read ends, DQM should be asserted three cycles prior to
write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge
before end of burst. Input data after Row precharge cycle will be masked internally.
相關(guān)PDF資料
PDF描述
EDI416S4030A12SI 1Mx 16 Bits x 4 Banks Synchronous DRAM(83MHz,1M x 16 位 x 4 組同步動態(tài)RAM)
EDI441024C70FC 64kx8 EEPROM CMOS, MIL-STD-883, 250ns; Temperature Range: -55°C to 125°C; Package: LCC
EDI441024C70FI x4 Fast Page Mode DRAM
EDI441024C70FM x4 Fast Page Mode DRAM
EDI441024C70LZB x4 Fast Page Mode DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDI416S4030A12SI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1Mx16 Bits x 4 Banks Synchronous DRAM
EDI416S4030A-SI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial SDRAM
EDI441024C100BB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM
EDI441024C100BC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM
EDI441024C100BI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 Fast Page Mode DRAM