參數(shù)資料
型號(hào): CYNSE70064A
廠商: Cypress Semiconductor Corp.
英文描述: Search Engine
中文描述: 搜索引擎
文件頁(yè)數(shù): 7/127頁(yè)
文件大小: 3275K
代理商: CYNSE70064A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 7 of 127
LIST OF TABLES
Table 5-1. CYNSE70064A Signal Description ......................................................................................11
Table 7-1. Register Overview ...............................................................................................................13
Table 7-2. Search Successful Register Description .............................................................................14
Table 7-3. Command Register Description ...........................................................................................14
Table 7-4. Information Register Description .........................................................................................15
Table 7-5. Read Burst Register Description .........................................................................................16
Table 7-6. Write Burst Register Description .........................................................................................16
Table 7-7. NFA Register .......................................................................................................................16
Table 8-1. Bit Position Match ................................................................................................................17
Table 10-1. Command Codes ...............................................................................................................18
Table 10-2. Command Parameters ......................................................................................................18
Table 10-3. Read Command Parameters .............................................................................................19
Table 10-4. Read Address Format for Data Array, Mask Array, or SRAM ...........................................20
Table 10-5. Read Address Format for Internal Registers .....................................................................20
Table 10-6. Read Address Format for Data and Mask Arrays ..............................................................21
Table 10-7. Write Address Format for Data Array, Mask Array, or SRAM (Single Write) .....................22
Table 10-8. Write Address Format for Internal Registers .....................................................................22
Table 10-9. Write Address Format for Data and Mask Array (Burst Write) ..........................................23
Table 10-10. The Latency of Search from Instruction to SRAM Access Cycle .....................................25
Table 10-11. Shift of SSF and SSV from SADR ...................................................................................25
Table 10-12. Hit/Miss Assumption ........................................................................................................26
Table 10-13. The Latency of Search from Instruction to SRAM Access Cycle .....................................31
Table 10-14. Shift of SSF and SSV from SADR ...................................................................................31
Table 10-15. Hit/Miss Assumptions ......................................................................................................32
Table 10-16. The Latency of Search from Instruction to SRAM Access Cycle .....................................46
Table 10-17. Shift of SSF and SSV from SADR ...................................................................................46
Table 10-18. The Latency of Search from Instruction to SRAM Access Cycle .....................................48
Table 10-19. Shift of SSF and SSV from SADR ...................................................................................48
Table 10-20. Hit/Miss Assumption ........................................................................................................49
Table 10-21. Search Latency from Instruction to SRAM Access Cycle ................................................54
Table 10-22. Shift of SSF and SSV from SADR ...................................................................................54
Table 10-23. Hit/Miss Assumption ........................................................................................................55
Table 10-24. The Latency of Search from Instruction to SRAM Access Cycle .....................................69
Table 10-25. Shift of SSF and SSV from SADR ...................................................................................69
Table 10-26. The Latency of Search from C and D Cycles to SRAM Access Cycle ............................71
Table 10-27. Shift of SSF and SSV from SADR ...................................................................................71
Table 10-28. Hit/Miss Assumption ........................................................................................................72
Table 10-29. The Latency of Search from C and D cycles to SRAM Access Cycle .............................77
Table 10-30. Shift of SSF and SSV from SADR ...................................................................................77
Table 10-31. Hit/Miss Assumption ........................................................................................................78
Table 10-32. The Latency of Search from C and D cycles to SRAM Access Cycle .............................92
Table 10-33. Shift of SSF and SSV from SADR ...................................................................................92
Table 10-34. The Latency of SRAM Write Cycle from Second Cycle of Learn Instruction ...................97
Table 12-1. SRAM Bus Address .........................................................................................................101
Table 15-1. Supported Operations .....................................................................................................117
Table 15-2. TAP Device ID Register ...................................................................................................117
Table 16-1. DC Electrical Characteristics for CYNSE70064A ............................................................118
Table 16-2. Operating Conditions for CYNSE70064A ........................................................................118
Table 17-1. AC Timing Parameters with CLK2X ................................................................................119
相關(guān)PDF資料
PDF描述
CYNSE70064A-50BGC Search Engine
CYNSE70064A-66BGC Search Engine
CYNSE70064A-83BGC Search Engine
CYP15G0101DXA Single Channel HOTLink II Transceiver
CYP15G0101DXA-BBI Single Channel HOTLink II Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70064A-50BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine
CYNSE70064A-66BG 制造商:Cypress Semiconductor 功能描述:
CYNSE70064A-66BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine
CYNSE70064A-83BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine
CYNSE70128 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Network Processing