
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 7 of 127
LIST OF TABLES
Table 5-1. CYNSE70064A Signal Description ......................................................................................11
Table 7-1. Register Overview ...............................................................................................................13
Table 7-2. Search Successful Register Description .............................................................................14
Table 7-3. Command Register Description ...........................................................................................14
Table 7-4. Information Register Description .........................................................................................15
Table 7-5. Read Burst Register Description .........................................................................................16
Table 7-6. Write Burst Register Description .........................................................................................16
Table 7-7. NFA Register .......................................................................................................................16
Table 8-1. Bit Position Match ................................................................................................................17
Table 10-1. Command Codes ...............................................................................................................18
Table 10-2. Command Parameters ......................................................................................................18
Table 10-3. Read Command Parameters .............................................................................................19
Table 10-4. Read Address Format for Data Array, Mask Array, or SRAM ...........................................20
Table 10-5. Read Address Format for Internal Registers .....................................................................20
Table 10-6. Read Address Format for Data and Mask Arrays ..............................................................21
Table 10-7. Write Address Format for Data Array, Mask Array, or SRAM (Single Write) .....................22
Table 10-8. Write Address Format for Internal Registers .....................................................................22
Table 10-9. Write Address Format for Data and Mask Array (Burst Write) ..........................................23
Table 10-10. The Latency of Search from Instruction to SRAM Access Cycle .....................................25
Table 10-11. Shift of SSF and SSV from SADR ...................................................................................25
Table 10-12. Hit/Miss Assumption ........................................................................................................26
Table 10-13. The Latency of Search from Instruction to SRAM Access Cycle .....................................31
Table 10-14. Shift of SSF and SSV from SADR ...................................................................................31
Table 10-15. Hit/Miss Assumptions ......................................................................................................32
Table 10-16. The Latency of Search from Instruction to SRAM Access Cycle .....................................46
Table 10-17. Shift of SSF and SSV from SADR ...................................................................................46
Table 10-18. The Latency of Search from Instruction to SRAM Access Cycle .....................................48
Table 10-19. Shift of SSF and SSV from SADR ...................................................................................48
Table 10-20. Hit/Miss Assumption ........................................................................................................49
Table 10-21. Search Latency from Instruction to SRAM Access Cycle ................................................54
Table 10-22. Shift of SSF and SSV from SADR ...................................................................................54
Table 10-23. Hit/Miss Assumption ........................................................................................................55
Table 10-24. The Latency of Search from Instruction to SRAM Access Cycle .....................................69
Table 10-25. Shift of SSF and SSV from SADR ...................................................................................69
Table 10-26. The Latency of Search from C and D Cycles to SRAM Access Cycle ............................71
Table 10-27. Shift of SSF and SSV from SADR ...................................................................................71
Table 10-28. Hit/Miss Assumption ........................................................................................................72
Table 10-29. The Latency of Search from C and D cycles to SRAM Access Cycle .............................77
Table 10-30. Shift of SSF and SSV from SADR ...................................................................................77
Table 10-31. Hit/Miss Assumption ........................................................................................................78
Table 10-32. The Latency of Search from C and D cycles to SRAM Access Cycle .............................92
Table 10-33. Shift of SSF and SSV from SADR ...................................................................................92
Table 10-34. The Latency of SRAM Write Cycle from Second Cycle of Learn Instruction ...................97
Table 12-1. SRAM Bus Address .........................................................................................................101
Table 15-1. Supported Operations .....................................................................................................117
Table 15-2. TAP Device ID Register ...................................................................................................117
Table 16-1. DC Electrical Characteristics for CYNSE70064A ............................................................118
Table 16-2. Operating Conditions for CYNSE70064A ........................................................................118
Table 17-1. AC Timing Parameters with CLK2X ................................................................................119