- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380224 > CYNSE70064A (Cypress Semiconductor Corp.) Search Engine PDF資料下載
參數(shù)資料
| 型號(hào)： | CYNSE70064A |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Search Engine |
| 中文描述： | 搜索引擎 |
| 文件頁(yè)數(shù)： | 11/127頁(yè) |
| 文件大?。?/td> | 3275K |
| 代理商： | CYNSE70064A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 11 of 127
4.4
Pipeline latency is added to give enough time to a cascaded system’s arbitration logic to determine the device that will drive the
index of the matching entry on the SRAM bus. Pipeline logic adds latency to both the SRAM access cycles and the SSF and SSV
signals to align them to the host ASIC receiving the associated data.
Pipeline and SRAM Control
4.5
Bit[0] in each of the 68-bit entries has a special purpose for the Learn command (0 = empty, 1 = full). When all the data entries
have bit[0] = 1, the database asserts the FULL flag, indicating that all the search engines in the depth-cascaded array are full.
Full Logic
5.0
Signal Descriptions
Table 5-1
lists and describes all CYNSE70064A signals.
Table 5-1. CYNSE70064A Signal Description
Type
[1]
Clocks and Reset
CLK2X
Symbol
Description
I
Master Clock
. CYNSE70064A samples all the data and control pins on the positive edge of
CLK2X. All signals are driven out of the device on the rising edge of CLK2X (when PHS_L is
LOW).
Phase
. This signal runs at half the frequency of CLK2X and generates an internal CLK
[2]
from
CLK2X. See Section 6.0, “Clocks” on page 13.
Reset
. Driving RST_L LOW initializes the device to a known state.
PHS_L
I
RST_L
I
CMD and DQ Bus
CMD[8:0]
I
CMD Bus
. [1:0] specifies the command and [8:2] contains the CMD parameters. The descrip-
tions of individual commands explains the details of the parameters. The encoding of
commands based on the [1:0] field are:
00: PIO Read
01: PIO Write
10: Search
11: Learn.
CMD Valid
. This signal qualifies the CMD bus:
0: No command
1: Command.
Address/Data Bus
. This signal carries the Read and Write address and data during register,
data, and mask array operations. It carries the compare data during Search operations. It also
carries the SRAM address during SRAM PIO accesses.
Read Acknowledge
. This signal indicates that valid data is available on the DQ bus during
register, data, and mask array Read operations, or that the data is available on the SRAM
data bus during SRAM Read operations.
End of Transfer
. This signal indicates the end of burst transfer to the data or mask array
during Read or Write burst operations.
Search Successful Flag
. When asserted, this signal indicates that the device is the global
winner in a Search operation.
Search Successful Flag Valid
. When asserted, this signal qualifies the SSF signal.
CMDV
I
DQ[67:0]
I/O
ACK
[3]
T
EOT
[3]
T
SSF
T
SSV
T
SRAM Interface
SADR[21:0]
T
SRAM Address
. This bus contains address lines to access off-chip SRAMs that contain
associative data. See
Table 12-1
for the details of the generated SRAM address. In a
database of multiple CYNSE70064As, each corresponding bit of SADR from all cascaded
devices must be connected.
SRAM Chip Enable
. This is the chip-enable control for external SRAMs. In a database of
multiple CYNSE70064As, CE_L of all cascaded devices must be connected. This signal is
then driven by only one of the devices.
CE_L
T
Notes:
1.
2.
3.
I = Input only, I/O = Input or Output, O = Output only, T = three-state output.
CLK” is an internal clock signal. Any reference to “CLK cycles” means one cycle of CLK.
ACK and EOT require a weak external pull-down such as 47K
or 100K
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70064A-50BGC | Search Engine |
| CYNSE70064A-66BGC | Search Engine |
| CYNSE70064A-83BGC | Search Engine |
| CYP15G0101DXA | Single Channel HOTLink II Transceiver |
| CYP15G0101DXA-BBI | Single Channel HOTLink II Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70064A-50BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70064A-66BG | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70064A-66BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70064A-83BGC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70128 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Network Processing |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。