- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄380224 > CYNSE70064A (Cypress Semiconductor Corp.) Search Engine PDF資料下載
參數(shù)資料
| 型號(hào)： | CYNSE70064A |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Search Engine |
| 中文描述： | 搜索引擎 |
| 文件頁(yè)數(shù)： | 102/127頁(yè) |
| 文件大?。?/td> | 3275K |
| 代理商： | CYNSE70064A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)當(dāng)前第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 102 of 127
12.4
The following explains the SRAM Read operation completed through a table of up to eight devices using the following parameters:
TLSZ = 01.
Figure 12-2
diagrams a block of eight devices. The following assumes that SRAM access is successfully achieved
through CYNSE70064A device number 0.
Figure 12-3
and
Figure 12-4
show timing diagrams for device number 0 and device
number 7, respectively.
Cycle 1A
: The host ASIC applies the Read instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the address, with
DQ[20:19] set to 10, to select the SRAM address. The host ASIC selects the device for which ID[4:0] matches the DQ[25:21]
lines. During this cycle the host ASIC also supplies SADR[21:20] on CMD[8:7].
Cycle 1B
: The host ASIC continues to apply the Read instruction on CMD[1:0] using CMDV = 1. The DQ bus supplies the
address, with DQ[20:19] set to 10 to select the SRAM address.
Cycle 2
: The host ASIC floats DQ[67:0] to a three-state condition.
Cycle 3
: The host ASIC keeps DQ[67:0] in a three-state condition.
Cycle 4
: The selected device starts to drive DQ[67:0].
Cycle 5
: The selected device continues to drive DQ[67:0] and drives ACK from High-Z to LOW.
Cycle 6
: The selected device drives the Read address on SADR[21:0]. It also drives ACK HIGH, CE_L LOW, WE_L HIGH,
and ALE_L LOW.
Cycle 7
: The selected device drives CE_L, ALE_L, WE_L, and DQ bus in a three-state condition. It continues to drive ACK LOW.
At the end of cycle 7, the selected device floats ACK in three-state condition and a new command can begin.
SRAM Read with a Table of up to Eight Devices
cycle
1
CLK2X
DQ
Read
Address
ACK
OE_L
WE_L
ALE_L
SADR
Address
cycle
2
cycle
3
cycle
4
cycle
5
cycle
6
TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1
PHS_L
CMD[8:2]
A
B
z
z
0
1
0
z
z
0
0
1
z
1
z
1
SSV
0
0
SSF
CE_L
1
0
1
DQ driven by CYNSE70064A
CMDV
CMD[1:0]
Figure 12-1. SRAM Read Access (TLSZ = 00, HLAT = 000, LRAM = 1, LDEV = 1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYNSE70064A-50BGC | Search Engine |
| CYNSE70064A-66BGC | Search Engine |
| CYNSE70064A-83BGC | Search Engine |
| CYP15G0101DXA | Single Channel HOTLink II Transceiver |
| CYP15G0101DXA-BBI | Single Channel HOTLink II Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYNSE70064A-50BGC | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70064A-66BG | 制造商:Cypress Semiconductor 功能描述: |
| CYNSE70064A-66BGC | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70064A-83BGC | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Search Engine |
| CYNSE70128 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Network Processing |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。