參數(shù)資料
型號(hào): CYNSE70064A
廠商: Cypress Semiconductor Corp.
英文描述: Search Engine
中文描述: 搜索引擎
文件頁(yè)數(shù): 108/127頁(yè)
文件大?。?/td> 3275K
代理商: CYNSE70064A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)當(dāng)前第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 108 of 127
12.6
SRAM Write enables Write access to the off-chip SRAM that contains associative data. The latency from the second cycle of the
Write instruction to the address appearing on the SRAM bus is the same as the latency of the Search instruction, and will depend
on the TLSZ value parameter programmed in the device configuration register. The following explains the SRAM Write operation
accomplished through a table of only one device with the following parameters: TLSZ = 00, HLAT = 000, LRAM = 1, and
LDEV = 1.
Figure 12-8
shows the timing diagram. For the following description the selected device refers to the only device in
the table as it is the only device that will be accessed.
Cycle 1A
: The host ASIC applies the Write instruction on the CMD[1:0], using CMDV = 1. The DQ bus supplies the address
with DQ[20:19] set to 10 to select the SRAM address. The host ASIC selects the device for which the ID[4:0] matches the
DQ[25:21] lines. The host ASIC also supplies SADR[21:20] on CMD[8:7] in this cycle.
Note
. CMD[2] must be set to 0 for SRAM
Write as burst Writes into the SRAM are not supported.
Cycle 1B
: The host ASIC continues to apply the Write instruction on the CMD[1:0], using CMDV = 1. The DQ bus supplies
the address with DQ[20:19] set to 10 to select the SRAM address. Note that CMD[2] must be set to 0 for SRAM Write as burst
Writes into the SRAM are not supported.
Cycle 2
: The host ASIC continues to drive DQ[67:0]. The data in this cycle is not used by the CYNSE70064A.
Cycle 3
: The host ASIC continues to drive DQ[67:0]. The data in this cycle is not used by the CYNSE70064A.
At the end of cycle 3, a new command can begin. The Write is a pipelined operation, however the Write cycle appears at the
SRAM bus with the same latency as the latency of Search instruction as measured from the second cycle of the Write command.
SRAM Write with a Table of One Device
cycle
1
CLK2X
CE_L
cycle
2
cycle
3
cycle
4
cycle
5
cycle
6
cycle
7
cycle
8
cycle
9
cycle
10
PHS_L
SADR[21:0]
SSF
SSV
1
0
0
CMDV
CMD[1:0]
CMD[8:2]
00
Read
A B
Address
DQ
z
1
WE_L
OE_L
0
ALE_L
1
z
z
1
z
ACK
z
1
1
TLSZ = 10, HLAT = 010, LRAM = 1, LDEV = 1
Figure 12-7. SRAM Read Through Device Number 0 in Bank of 31 Devices
(Device Number 30 Timing)
相關(guān)PDF資料
PDF描述
CYNSE70064A-50BGC Search Engine
CYNSE70064A-66BGC Search Engine
CYNSE70064A-83BGC Search Engine
CYP15G0101DXA Single Channel HOTLink II Transceiver
CYP15G0101DXA-BBI Single Channel HOTLink II Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70064A-50BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70064A-66BG 制造商:Cypress Semiconductor 功能描述:
CYNSE70064A-66BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70064A-83BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Network Processing