參數(shù)資料
型號(hào)： CYNSE70064A
廠商： Cypress Semiconductor Corp.
英文描述： Search Engine
中文描述： 搜索引擎
文件頁數(shù)： 22/127頁
文件大?。?/td> 3275K
代理商： CYNSE70064A
CYNSE70064A
Document #: 38-02041 Rev. *E
Page 22 of 127
Table 10-7. Write Address Format for Data Array, Mask Array, or SRAM (Single Write)
Figure 10-4
shows the timing diagram of a burst Write operation of the data or mask array.
The burst Write operation lasts for (n + 2) CLK cycles. n signifies the number of accesses in the burst as specified in the BLEN
field of the WBURREG register. The following is the block Write operation sequence. This operation assumes that the host ASIC
has programmed the WBURREG with the starting address (ADR) and the length of transfer (BLEN) before initiating a burst Write
command.
Cycle 1A
: The host ASIC applies the Write instruction to the CMD[1:0] (CMD[2] = 1), using CMDV = 1 and the address supplied
on the DQ bus, as shown in
Table 10-9
. The host ASIC also supplies the GMR Index to mask the Write to the data or mask
array locations in CMD[5:3].
Cycle 1B
: The host ASIC continues to apply the Write instruction on the CMD[1:0] (CMD[2] = 1), using CMDV = 1 and the
address supplied on the DQ bus. The host ASIC continues to supply the GMR Index to mask the Write to the data or mask
array locations in CMD[5:3]. The host ASIC selects the device for which ID[4:0] matches the DQ[25:21] lines. It selects all the
devices when DQ[25:21] = 11111.
DQ
[67:30]
Reserved 0: Direct
DQ[29]
DQ[28:26]
SSR (appli-
cable if DQ[29]
is indirect)
DQ
[25:21]
ID
DQ[20:19]
00: Data Array Reserved If DQ[29] is 0, this field carries the address of the data
array location.
If DQ[29] is 1, the SSR specified on DQ[28:26] is used
to generate the address of data array location:
{SSR[14:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.
[6]
01: Mask Array Reserved If DQ[29] is 0, this field carries the address of the mask
array location.
If DQ[29] is 1, the SSR specified on DQ[28:26] is used
to generate the address of the mask array location:
{SSR[14:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.
[6]
10: External
SRAM
SRAM location.
If DQ[29] is 1, the SSR specified on DQ[28:26] is used
to generate the address of SRAM location:
{SSR[14:2], SSR[1] | DQ[1], SSR[0] | DQ[0]}.
[6]
DQ
[18:15]
DQ[14:0]
1: Indirect
Reserved 0: Direct
1: Indirect
SSR (appli-
cable if DQ[29]
is indirect)
ID
Reserved 0: Direct
1: Indirect
SSR (appli-
cable if DQ[29]
is indirect)
ID
Reserved If DQ[29] is 0, this field carries the address of the
Table 10-8. Write Address Format for Internal Registers
DQ[67:26]
DQ[25:21]
Reserved
DQ[20:19]
11: Register
DQ[18:6]
Reserved
DQ[5:0]
ID
Register address
1
Data0
Data1 Data2
X
Data3
Write
Address
cycle
2
cycle
3
cycle
4
cycle
5
cycle
6
cycle
CMD[1:0]
DQ
CLK2X
EOT
CMD[8:2]
A
B
PHS_L
CMDV
Figure 10-4. Burst Write of the Data and Mask Arrays (BLEN = 4)
相關(guān)PDF資料
PDF描述
CYNSE70064A-50BGC Search Engine
CYNSE70064A-66BGC Search Engine
CYNSE70064A-83BGC Search Engine
CYP15G0101DXA Single Channel HOTLink II Transceiver
CYP15G0101DXA-BBI Single Channel HOTLink II Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70064A-50BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70064A-66BG 制造商:Cypress Semiconductor 功能描述:
CYNSE70064A-66BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70064A-83BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Search Engine
CYNSE70128 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Network Processing
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*