- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381302 > ARM940T (Electronic Theatre Controls, Inc.) TECHNICAL REFERENCE MANUAL PDF資料下載
參數(shù)資料
| 型號： | ARM940T |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | TECHNICAL REFERENCE MANUAL |
| 中文描述： | 技術(shù)參考手冊 |
| 文件頁數(shù)： | 145/230頁 |
| 文件大?。?/td> | 1144K |
| 代理商： | ARM940T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁當(dāng)前第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁
Debug Support
ARM DDI 0144B
Copyright 1999, 2000 ARM Limited. All rights reserved.
8-33
8.9
Exit from debug state
Leaving debug state involves restoring the ARM940T internal state, causing a branch
to the next instruction to be executed, and synchronizing back to
GCLK
. After restoring
the internal state, a branch instruction must be loaded into the pipeline. For details on
calculating the branch, see
The behavior of the program counter during debug
on
page 8-36.
Bit 33 of scan chain 1 is used to force the ARM940T to resynchronize back to
GCLK
.
The penultimate instruction in the debug sequence is a branch to the instruction where
execution is to resume. This is scanned in with bit 33 set LOW. The core is then clocked
to load the branch into the pipeline. The final instruction to be scanned in is a NOP (such
as
MOV r0, r0
), with bit 33 set HIGH. The core is then clocked to load this instruction
into the pipeline, and the RESTART instruction is selected in the TAP controller. When
the state machine enters the RUN-TEST/IDLE state, the scan chain reverts back to
system mode and clock resynchronization to
GCLK
occurs within the ARM940T.
Normal operation then resumes, with instructions being fetched from memory.
The delay, until the state machine is in RUN-TEST/IDLE state, allows conditions to be
set up in other devices in a multiprocessor system without taking immediate effect.
When RUN-TEST/IDLE state is subsequently entered, all the processors resume
operation simultaneously.
The function of
DBGACK
is to tell the rest of the system when the ARM940T is in
debug state. This can be used to inhibit peripherals such as watchdog timers that have
real time characteristics.
DBGACK
can also be used to mask out memory accesses that
are caused by the debugging process. For example, when the ARM940T enters debug
state after a breakpoint, the instruction pipeline contains the breakpointed instruction
plus two other instructions that have been prefetched. On entry to debug state, the
pipeline is flushed. On exit from debug state, the pipeline must then be refilled to its
previous state. Because of the debugging process, more memory accesses occur than
normally expected. Any system peripheral that might be sensitive to the number of
memory accesses can be inhibited with
DBGACK
.
Note
DBGACK
can only be used in such a way using breakpoints. It does not mask the
correct number of memory accesses after a watchpoint.
For example, consider a peripheral that counts the number of instruction fetches. This
device must return the same answer after a program has run both with or without
debugging.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ARS1298 | 10 TO 1200MHZ YO-8B CASCADABLE AMPLIFIER |
| AS1100PE | 8-digit, 5mA, serial int.; Package Type: PDIP-24; Temperature Range: -40 - +85 °C |
| AS1100PL | 8-digit, 5mA, serial int.; Package Type: PDIP-24; Temperature Range: 0 - +70 °C |
| AS1100WE-T | 8-digit, 5mA, serial int.; Package Type: SOIC-24; Temperature Range: -40 - +85 °C |
| AS1100WL-T | 8-digit, 5mA, serial int. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ARM946E-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM946E-S Microprocessor Core with Cache technical manual 6/01 |
| ARM966E-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ARM966E-S Microprocessor Core preliminary technical manual 6/01 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。