
List of Figures
xiii
21918B/0—October 1999
AMD-K6
-
III
Processor Data Sheet
Figure 71.
Figure 72.
Figure 73.
Figure 74.
Figure 75.
Figure 76.
Figure 77.
Locked Operation with BOFF# Intervention. . . . . . . . . . . . . . 161
Interrupt Acknowledge Operation . . . . . . . . . . . . . . . . . . . . . . 163
Basic Special Bus Cycle (Halt Cycle) . . . . . . . . . . . . . . . . . . . .165
Shutdown Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166
Stop Grant and Stop Clock Modes, Part 1 . . . . . . . . . . . . . . . . 168
Stop Grant and Stop Clock Modes, Part 2 . . . . . . . . . . . . . . . . 169
INIT-Initiated Transition from Protected Mode
to Real Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 171
L1 and L2 Cache Organization . . . . . . . . . . . . . . . . . . . . . . . . .180
L1 Cache Sector Organization. . . . . . . . . . . . . . . . . . . . . . . . . . 181
Write Handling Control Register (WHCR) . . . . . . . . . . . . . . .190
Write Allocate Logic Mechanisms and Conditions. . . . . . . . .192
Page Flush/Invalidate Register (PFIR)—MSR C000_0088h . 198
UC/WC Cacheability Control Register (UWCCR)
—MSR C000_0085h (Model 8/[F:8]). . . . . . . . . . . . . . . . . . . . . 206
External Logic for Supporting Floating-Point Exceptions. . . 210
SMM Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 215
TAP State Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 233
L2 Cache Organization. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
L2 Cache Sector and Line Organization . . . . . . . . . . . . . . . . . 238
L2 Tag or Data Location - EDX. . . . . . . . . . . . . . . . . . . . . . . . . 238
L2 Data - EAX. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 239
L2 Tag Information - EAX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 240
LRU Byte. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 241
Debug Register DR7 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 242
Debug Register DR6 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243
Debug Registers DR5 and DR4. . . . . . . . . . . . . . . . . . . . . . . . . 243
Debug Registers DR3, DR2, DR1, and DR0. . . . . . . . . . . . . . . 244
Clock Control State Transitions . . . . . . . . . . . . . . . . . . . . . . . . 254
Suggested Component Placement . . . . . . . . . . . . . . . . . . . . . . 256
Pulldown V/I Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 264
Figure 100. Pullup V/I Curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 264
Figure 101. CLK Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 269
Figure 102. Diagrams Key . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
Figure 103. Output Valid Delay Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . 281
Figure 104. Maximum Float Delay Timing . . . . . . . . . . . . . . . . . . . . . . . . .282
Figure 105. Input Setup and Hold Timing . . . . . . . . . . . . . . . . . . . . . . . . . . 282
Figure 106. Reset and Configuration Timing . . . . . . . . . . . . . . . . . . . . . . . 283
Figure 107. TCK Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 284
Figure 78.
Figure 79.
Figure 80.
Figure 81.
Figure 82.
Figure 83.
Figure 84.
Figure 85.
Figure 86.
Figure 87.
Figure 88.
Figure 89.
Figure 90.
Figure 91.
Figure 92.
Figure 93.
Figure 94.
Figure 95.
Figure 96.
Figure 97.
Figure 98.
Figure 99.