參數資料
型號： AM79C970A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： PCnet - 2的PCI單芯片全雙工以太網控制器，適用于PCI總線產品
文件頁數： 142/219頁
文件大?。?/td> 1065K
代理商： AM79C970A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁當前第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
142
Am79C970A
Read/Write accessible always.
TMAULOOP is cleared to ZERO
by H_RESET and is unaffected
by S_RESET or by setting the
STOP bit.
13–9
RES
Reserved locations. Written as
ZEROs and read as undefined.
8
APROMWE
Address PROM Write Enable.
The PCnet-PCI II controller con-
tains a shadow RAM on board
for storage of the first 16
bytes loaded from the serial
EEPROM. Accesses to Address
PROM I/O Resources will be
directed toward this RAM. When
APROMWE is set to ONE, then
write access to the shadow RAM
will be enabled.
Read/Write accessible always.
APROMWE is cleared to ZERO
by H_RESET and is unaffected
by S_RESET or by setting the
STOP bit.
7
INTLEVEL
Interrupt Level. This bit allows
the interrupt output signals to be
programmed for level or edge-
sensitive applications.
When INTLEVEL is cleared to
ZERO, the
INTA
pin is configured
for level-sensitive applications.
In this mode, an interrupt request
is signaled by a low level
driven on the
INTA
pin by the
PCnet-PCI II controller. When
the interrupt is cleared, the
INTA
pin is tri-stated by the PCnet-PCI
II controller and allowed to be
pulled to a high level by an exter-
nal pullup device. This mode is
intended for systems which allow
the interrupt signal to be shared
by multiple devices.
When INTLEVEL is set to ONE,
the
INTA
pin is configured for
edge-sensitive applications. In
this mode, an interrupt request is
signaled by a high level driven on
the
INTA
pin by the PCnet-PCI II
controller. When the interrupt is
cleared, the
INTA
pin is driven to
a low level by the PCnet-PCI II
controller. This mode is intended
for systems that do not allow in-
terrupt channels to be shared by
multiple devices.
INTLEVEL should not be set to
ONE when the PCnet-PCI II
controller is used in a PCI
bus application.
Read/Write accessible always.
INTLEVEL is cleared to ZERO by
H_RESET and is unaffected by
S_RESET or by setting the
STOP bit.
6
RES
Reserved location. Written as
ZERO and read as undefined.
5
DXCVRCTL
DXCVR Control. When the AUI
or GPSI interface is the active
network port, DXCVRCTL con-
trols the assertion of the DXCVR
output. The polarity of the as-
serted state is controlled by the
DXCVRPOL bit (BCR2, bit 4).
The DXCVR pin can be used to
control a DC-to-DC converter in
applications that want to connect
a 10BASE2 MAU as well as a
standard DB15 AUI connector to
the PCnet-PCI II controller AUI or
GPSI port. When DXCVRCTL is
set to ONE, the DXCVR output
will be asserted. This could be
used to enable a DC-to-DC con-
verter for 10BASE2 MAUs (as-
suming the enable input of the
DC-to-DC converter is active
high and DXCVRPOL is cleared
to ZERO). When DXCVRCTL is
cleared to ZERO, the DXCVR
output will be deasserted. This
would power down the DC-to-DC
converter. When the 10BASE-T
interface is the active network
port, the DXCVR output is
always deasserted.
Read/Write accessible always.
DXCVRCTL
is
H_RESET and is unaffected by
S_RESET or by setting the
STOP bit.
cleared
by
4
DXCVRPOL
DXCVR Polarity. This bit controls
the polarity of the asserted state
of the DXCVR output. When
DXCVRPOL is cleared to ZERO,
the DXCVR output will be
HIGH when asserted. When
DXCVRPOL is set to ONE, the
DXCVR output will be LOW
when asserted.
相關PDF資料
PDF描述
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
相關代理商/技術參數
參數描述
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*