參數(shù)資料
型號(hào)： AM79C970A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： PCnet - 2的PCI單芯片全雙工以太網(wǎng)控制器，適用于PCI總線產(chǎn)品
文件頁數(shù)： 114/219頁
文件大小： 1065K
代理商： AM79C970A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁當(dāng)前第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
114
Am79C970A
OWN bit in the last descriptor of a
transmit frame has been cleared
to indicate the frame has been
sent or an error occurred in
the transmission.
When TINT is set,
INTA
is as-
serted if IENA is ONE and the
mask bit TINTM (CSR3, bit 9)
is ZERO.
TINT will not be set if TINTOKD
(CSR122, bit 2) is set to ONE and
the transmission was successful.
Read/Write accessible always.
TINT is cleared by the host by
writing a ONE. Writing a ZERO
has no effect. TINT is cleared by
H_RESET, S_RESET or by set-
ting the STOP bit.
Initialization Done is set by the
PCnet-PCI II controller after the
initialization
sequence
completed. When IDON is set,
the PCnet-PCI II controller has
read the initialization block
from memory.
When IDON is set,
INTA
is as-
serted if IENA is ONE and the
mask bit IDONM (CSR3, bit 8)
is ZERO.
Read/Write accessible always.
IDON is cleared by the host by
writing a ONE. Writing a ZERO
has no effect. IDON is cleared by
H_RESET, S_RESET or by set-
ting the STOP bit.
Interrupt Flag indicates that one
or more following interrupt caus-
ing conditions has occurred:
BABL, EXDINT, IDON, JAB,
MERR, MISS, MFCO, MPINT,
RVCC, RINT, SINT, SLPINT,
TINT, TXSTRT or UINT and the
associated mask or enable bit is
programmed to allow the event to
cause an interrupt. If IENA is set
to ONE and INTR is set,
INTA
will
be active. When INTR is set by
SINT or SLPINT,
INTA
will be ac-
tive independent of the state
of INEA.
8
IDON
has
7
INTR
Read accessible always. INTR is
read only. INTR is cleared by
clearing all of the active individ-
ual interrupt bits that have not
been masked out.
Interrupt Enable allows
INTA
to
be active if the Interrupt Flag is
set. If IENA is cleared to ZERO,
INTA
will be disabled regardless
of the state of INTR.
6
IENA
Read/Write accessible always.
IENA is set by writing a ONE and
cleared by writing a ZERO. IENA
is
cleared
by
S_RESET or by setting the
STOP bit.
Receive On indicates that the re-
ceive function is enabled. RXON
is set to ONE if DRX (CSR15, bit
0) is cleared to ZERO after the
START bit is set. If INIT and
START are set together, RXON
will not be set until after the in-
itialization
block
read in.
Read accessible always. RXON
is read only. RXON is cleared by
H_RESET, S_RESET or by set-
ting the STOP bit.
Transmit On indicates that the
transmit function is enabled.
TXON is set to ONE if DTX
(CSR15, bit 1) is cleared to
ZERO after the START bit is set.
If INIT and START are set to-
gether, TXON will not be set until
after the initialization block has
been read in.
Read accessible always. TXON
is read only. TXON is cleared by
H_RESET, S_RESET or by set-
ting the STOP bit.
Transmit Demand, when set,
causes the buffer management
unit to access the transmit de-
scriptor ring without waiting for
the poll-time counter to elapse. If
TXON is not enabled, TDMD bit
will be cleared and no transmit
descriptor ring access will occur.
If the DPOLL bit in CSR4 is set,
automatic polling is disabled and
TDMD can be used to start
a transmission.
Read/Write accessible always.
TDMD is set by writing a ONE.
Writing a ZERO has no effect.
TDMD will be cleared by the
buffer management unit when it
polls a transmit descriptor.
TDMD is cleared by H_RESET,
S_RESET or by setting the
STOP bit.
STOP assertion disables the chip
from all DMA and network activ-
ity. The chip remains inactive
until either STRT or INIT are set.
If STOP, STRT and INIT are all
set together, STOP will override
STRT and INIT.
H_RESET,
5
RXON
has
been
4
TXON
3
TDMD
2
STOP
相關(guān)PDF資料
PDF描述
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*