參數(shù)資料
型號： AM79C970A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： PCnet - 2的PCI單芯片全雙工以太網(wǎng)控制器，適用于PCI總線產品
文件頁數(shù)： 118/219頁
文件大?。?/td> 1065K
代理商： AM79C970A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁當前第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
118
Am79C970A
and should treat the read value
as undefined.
Reserved location. The default
value of this bit is a ZERO. Writ-
ing a ONE to this bit has no effect
on device function. If a ONE is
written to this bit, then a ONE will
be read back. Existing drivers
may write a ONE to this bit for
compatibility, but new drivers
should write a ZERO to this bit
and should treat the read value
as undefined.
0
RES
CSR4: Test and Features Control
Bit
Name
Description
Certain bits in CSR4 indicate the
cause of an interrupt. The regis-
ter is designed so that these
indicator bits are cleared by writ-
ing ONEs to those bit locations.
This means that the software can
read CSR4 and write back the
value just read to clear the
interrupt condition.
Reserved locations. Written as
ZEROs and read as undefined.
Enable CSR124 access. Setting
EN124 to ONE allows the user to
write to bits in CSR124 which
enable
the
GPSI
(GPSIEN, bit 4) and Runt Packet
Accept mode (RPA, bit 3). Once
these bits are accessed EN124
must be cleared back to ZERO.
Read/Write accessible always.
EN124 is cleared by H_RESET
or S_RESET and is unaffected
by setting the STOP bit.
In order to set EN124, it must be
written with a ONE during the first
write access to CSR4 after
H_RESET or S_RESET. Once a
ZERO is written to this bit
position, EN124 cannot be set
until after the PCnet-PCI II
controller is reset by H_RESET
or S_RESET.
When DMAPLUS is set to ONE,
the DMA Burst Transfer Counter
in
CSR80
is
DMAPLUS is cleared to ZERO,
the counter is enabled.
DMAPLUS should be set to ONE
when the PCnet-PCI II controller
is used in a PCI bus application.
Read/Write accessible always.
DMAPLUS
is
H_RESET or S_RESET and is
31–16
RES
15
EN124
interface
14
DMAPLUS
disabled.
If
cleared
by
unaffected
STOP bit.
Enable Bus Activity Timer. If
TIMER is set to ONE, the Bus Ac-
tivity Timer (CSR82) is enabled.
If TIMER is cleared, the Bus Ac-
tivity Timer is disabled.
TIMER should stay at its default
value of ZERO when the
PCnet-PCI II controller is used in
a PCI bus application.
Read/Write accessible always.
TIMER is cleared by H_RESET
or S_RESET and is unaffected
by setting the STOP bit.
Disable Transmit Polling. If
DPOLL is set, the Buffer Man-
agement Unit will disable trans-
mit polling. If DPOLL is cleared,
automatic transmit polling is en-
abled. If DPOLL is set, the TDMD
bit in CSR0 must be set in order
to initiate a manual poll of a
transmit descriptor. transmit de-
scriptor polling will not take place
if TXON is cleared.
Read/Write accessible always.
DPOLL is cleared by H_RESET
or S_RESET and is unaffected
by setting the STOP bit.
Auto Pad Transmit. When set,
APAD_XMT enables the auto-
matic padding feature. Transmit
frames will be padded to extend
them to 64 bytes including FCS.
The FCS is calculated for the en-
tire frame including pad, and
appended
after
APAD_XMT will override the pro-
gramming of the DXMTFCS bit
(CSR15, bit 3) and of the
ADD_FCS/NO_FCS bit (TMD1,
bit 29).
Read/Write accessible always.
APAD_XMT
is
H_RESET or S_RESET and
is unaffected by setting the
STOP bit.
Auto Strip Receive. When set,
ASTRP_RCV enables the auto-
matic pad stripping feature. The
pad and FCS fields will be
stripped from receive frames and
not placed in the FIFO.
Read/Write accessible always.
ASTRP_RCV is cleared by
H_RESET or S_RESET and
is unaffected by setting the
STOP bit.
by
setting
the
13
TIMER
12
DPOLL
11
APAD_XMT
the
pad.
cleared
by
10 ASTRP_RCV
相關PDF資料
PDF描述
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
相關代理商/技術參數(shù)
參數(shù)描述
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*