參數(shù)資料
型號(hào)： AM79C970A
廠商： Advanced Micro Devices, Inc.
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： PCnet - 2的PCI單芯片全雙工以太網(wǎng)控制器，適用于PCI總線產(chǎn)品
文件頁數(shù)： 139/219頁
文件大?。?/td> 1065K
代理商： AM79C970A
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁當(dāng)前第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
139
Am79C970A
(CSR0, bit 11) will be set to ONE,
and an interrupt may be gener-
ated, depending upon the setting
of the MERRM bit (CSR3, bit 11)
and the IENA bit (CSR0, bit 6).
The value in this register is inter-
preted as the unsigned number
of XTAL1 clock periods divided
by two, i.e. the value in this regis-
ter is given in 0.1
μ
s increments.
For example, the value 0600h
(1536 decimal) will cause a
MERR to be indicated after
153.6
μ
s of bus latency. A value
of ZERO will allow an infinitely
long bus latency, i.e. bus timeout
error will never occur.
Read/Write
when either the STOP or the
SPND bit is set. This register is
set to 0600h by H_RESET or
S_RESET and is unaffected by
setting the STOP bit.
accessible
only
CSR112: Missed Frame Count
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15–0
MFC
Missed Frame Count. Indicates
the number of missed frames.
MFC will roll over to a count of
ZERO from the value 65535. The
MFCO bit (CSR4, bit 8) will be set
each time that this occurs. The
PCnet-PCI II controller will not
count missed frames while the
device is in suspend mode
(SPND = 1, CSR5, bit 0).
Read accessible always. MFC is
read only, write operations are
ignored. MFC is cleared by
H_RESET or S_RESET or by
setting the STOP bit.
CSR114: Receive Collision Count
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15–0
RCC
Receive Collision Count. Indi-
cates the total number of
collisions
on
encountered by the receiver
since
the
last
the counter.
the
network
reset
of
RCC will roll over to a count of
ZERO from the value 65535. The
RCVCCO bit of CSR4 (bit 5) will
be set each time that this occurs.
The PCnet-PCI II controller will
continue counting collisions on
the network while the device is
in suspend mode (SPND = 1,
CSR5, bit 0)
Read accessible always. RCC is
read only, write operations are ig-
nored. RCC is cleared by
H_RESET or S_RESET or by
setting the STOP bit.
CSR122: Advanced Feature Control
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15–2
RES
Reserved locations. Written as
ZEROs and read as undefined.
0
RCVALGN
Receive Frame Align. When set,
this bit forces the data field of
ISO 8802-3 (IEEE/ANSI 802.3)
frames to align to DWord ad-
dress boundaries. It is important
to note that this feature will only
function correctly if all receive
buffer boundaries are DWord
aligned and all receive buffers
have 0 MOD 4 lengths. In order to
accomplish the data alignment,
the PCnet-PCI II controller sim-
ply inserts two bytes of random
data at the beginning of the re-
ceive frame (i.e. before the ISO
8802-3 (IEEE/ANSI 802.3) desti-
nation address field). The MCNT
field reported to the receive de-
scriptor will not include the extra
two bytes.
Read/Write accessible always.
RCVALGN
is
H_RESET or S_RESET and is
not affected by STOP.
cleared
by
CSR124: Test Register 1
Bit
Name
Description
This register is used to place
the PCnet-PCI II controller into
various test modes. Only Runt
Packet Accept and GPSI port en-
able are user accessible test
modes. All other test modes are
for AMD internal use only.
相關(guān)PDF資料
PDF描述
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*